A numerical analysis of a CMOS image sensor with a simple fixed-pattern-noise-reduction technology

Kazuya Yonemoto, Hirofumi Sumi, Yoshikazu Ohba, Hiroshi Kawarada

研究成果: Article査読

抄録

A 1/3-inch 640 × 480-pixel CMOS image sensor was developed using a simple fixed-pattern-noise-reduction technology with a five-transistor pixel circuit and a low input-voltage I-V converter. In this report, we show the effectiveness of a low input-voltage I-V converter with a current-mirror circuit in improving the amplification ratio and linearity of a pixel circuit. The dependence of the pixel signal characteristics on the parameters of the pixel transistors was also analyzed. In a five-transistor pixel circuit, the threshold voltage of the X-Y addressing transistor affects the amplitude and level of the readout pulse. This report also contains analysis of the mechanism of the X-Y addressing transistor, illustrating the concept behind the selection of the threshold voltage.

本文言語English
ページ(範囲)670-678
ページ数9
ジャーナルKyokai Joho Imeji Zasshi/Journal of the Institute of Image Information and Television Engineers
56
4
DOI
出版ステータスPublished - 2002 4
外部発表はい

ASJC Scopus subject areas

  • Media Technology
  • Computer Science Applications
  • Electrical and Electronic Engineering

フィンガープリント 「A numerical analysis of a CMOS image sensor with a simple fixed-pattern-noise-reduction technology」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル