A Refreshable Analog VLSI Neural Network Chip with 400 Neurons and 40K Synapses

Yutaka Arima, Mitsuhiro Murasaki, Tsuyoshi Yamada, Atsushi Maeda, Hirofumi Shinohara

研究成果: Article

25 被引用数 (Scopus)

抄録

This paper describes an on-chip learning neural network LSI circuit that can refresh the analog storage synaptic weights located on the chip. The chip integrates 400 neurons and 40 000 synapses with a 0.8-μm double-poly double-metal CMOS technology. This device stores learned information by repeating the refresh process at 200-ms intervals.

本文言語English
ページ(範囲)1854-1861
ページ数8
ジャーナルIEEE Journal of Solid-State Circuits
27
12
DOI
出版ステータスPublished - 1992 12
外部発表はい

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

フィンガープリント 「A Refreshable Analog VLSI Neural Network Chip with 400 Neurons and 40K Synapses」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル