A selector-based FFT processor and its FPGA implementation

Yuya Hirai, Kazushi Kawamura, Masao Yanagisawa, Nozomu Togawa

    研究成果: Conference contribution

    抄録

    Fast Fourier transform (FFT) is used in various applications such as signal processings and developing a high-speed FFT processor is quite required. In this paper, we propose a high-speed FFT processor based on selector logics. The selector-based FFT processor is constructed by focusing on the subtract-multiplication operations and partly applying selector logics to them. Furthermore, we implement the selector-based FFT processor on a Xilinx FPGA. Experimental results show that our proposed FFT processor can improve the processing speed by up to 21% and also reduce the number of LUTs by up to 33% compared with a naive FFT processor.

    本文言語English
    ホスト出版物のタイトルProceedings - International SoC Design Conference 2017, ISOCC 2017
    出版社Institute of Electrical and Electronics Engineers Inc.
    ページ88-89
    ページ数2
    ISBN(電子版)9781538622858
    DOI
    出版ステータスPublished - 2018 5 29
    イベント14th International SoC Design Conference, ISOCC 2017 - Seoul, Korea, Republic of
    継続期間: 2017 11 52017 11 8

    Other

    Other14th International SoC Design Conference, ISOCC 2017
    国/地域Korea, Republic of
    CitySeoul
    Period17/11/517/11/8

    ASJC Scopus subject areas

    • ハードウェアとアーキテクチャ
    • 電子工学および電気工学
    • 電子材料、光学材料、および磁性材料

    フィンガープリント

    「A selector-based FFT processor and its FPGA implementation」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

    引用スタイル