A SIMD instruction set and functional unit synthesis algorithm with SIMD operation decomposition

Nozomu Togawa, Koichi Tachikake, Yuichiro Miyaoka, Masao Yanagisawa, Tatsuo Ohtsuki

研究成果: Article

1 引用 (Scopus)

抜粋

This paper focuses on SIMD processor synthesis and proposes a SIMD instruction set/functional unit synthesis algorithm. Given an initial assembly code and a timing constraint, the proposed algorithm synthesizes an area-optimized processor core with optimal SIMD functional units. It also synthesizes a SIMD instruction set. The input initial assembly code is assumed to run on a full-resource SIMD processor (virtual processor) which has all the possible SIMD functional units. In our algorithm, we introduce the SIMD operation decomposition and apply it to the initial assembly code and the full-resource SIMD processor. By gradually reducing SIMD operations or decomposing SIMD operations, we can finally find a processor core with small area under the given timing constraint. The promising experimental results are also shown.

元の言語English
ページ(範囲)1340-1349
ページ数10
ジャーナルIEICE Transactions on Information and Systems
E88-D
発行部数7
DOI
出版物ステータスPublished - 2005 7

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Computer Vision and Pattern Recognition
  • Electrical and Electronic Engineering
  • Artificial Intelligence

フィンガープリント A SIMD instruction set and functional unit synthesis algorithm with SIMD operation decomposition' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用