A Time-based Leakage-aware Algorithm for Task Placement and Scheduling Problem on Dynamic Reconfigurable FPGA

Tingyu Zhou, Tieyuan Pan, Zhiguo Bao, Takahiro Watanabe

研究成果: Conference contribution

1 被引用数 (Scopus)

抄録

Field-programmable gate array (FPGA) has enormous potential in the field of Integrated Circuit (IC) due to its programmability, short design cycle, and high flexibility in parallel computing. Nevertheless, increasing chip integration and shrinking transistor size lead to non-negligible power dissipation in FPGA. Specifically, leakage power dissipation issue as a crucial part of power consumption in FPGA requires being concerned urgently. In this paper, a time-based leakage-power aware algorithm (TBLA) is proposed to address the aforementioned issue on 2D dynamic partial reconfigurable FPGA. Experimental results show that the proposed TBLA algorithm reduces the leakage-power and scheduling overhead without increasing the overall execution time of an application compared to traditional algorithms.

本文言語English
ホスト出版物のタイトル2018 5th International Conference on Systems and Informatics, ICSAI 2018
出版社Institute of Electrical and Electronics Engineers Inc.
ページ501-506
ページ数6
ISBN(電子版)9781728101200
DOI
出版ステータスPublished - 2019 1 2
イベント5th International Conference on Systems and Informatics, ICSAI 2018 - Nanjing, China
継続期間: 2018 11 102018 11 12

出版物シリーズ

名前2018 5th International Conference on Systems and Informatics, ICSAI 2018

Conference

Conference5th International Conference on Systems and Informatics, ICSAI 2018
CountryChina
CityNanjing
Period18/11/1018/11/12

ASJC Scopus subject areas

  • Hardware and Architecture
  • Computer Networks and Communications
  • Energy Engineering and Power Technology
  • Control and Systems Engineering

フィンガープリント 「A Time-based Leakage-aware Algorithm for Task Placement and Scheduling Problem on Dynamic Reconfigurable FPGA」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル