A Time-based Leakage-aware Algorithm for Task Placement and Scheduling Problem on Dynamic Reconfigurable FPGA

Tingyu Zhou, Tieyuan Pan, Zhiguo Bao, Takahiro Watanabe

研究成果: Conference contribution

抄録

Field-programmable gate array (FPGA) has enormous potential in the field of Integrated Circuit (IC) due to its programmability, short design cycle, and high flexibility in parallel computing. Nevertheless, increasing chip integration and shrinking transistor size lead to non-negligible power dissipation in FPGA. Specifically, leakage power dissipation issue as a crucial part of power consumption in FPGA requires being concerned urgently. In this paper, a time-based leakage-power aware algorithm (TBLA) is proposed to address the aforementioned issue on 2D dynamic partial reconfigurable FPGA. Experimental results show that the proposed TBLA algorithm reduces the leakage-power and scheduling overhead without increasing the overall execution time of an application compared to traditional algorithms.

元の言語English
ホスト出版物のタイトル2018 5th International Conference on Systems and Informatics, ICSAI 2018
出版者Institute of Electrical and Electronics Engineers Inc.
ページ501-506
ページ数6
ISBN(電子版)9781728101200
DOI
出版物ステータスPublished - 2019 1 2
イベント5th International Conference on Systems and Informatics, ICSAI 2018 - Nanjing, China
継続期間: 2018 11 102018 11 12

出版物シリーズ

名前2018 5th International Conference on Systems and Informatics, ICSAI 2018

Conference

Conference5th International Conference on Systems and Informatics, ICSAI 2018
China
Nanjing
期間18/11/1018/11/12

Fingerprint

Field programmable gate arrays (FPGA)
Scheduling
Energy dissipation
Parallel processing systems
Integrated circuits
Transistors
Electric power utilization

ASJC Scopus subject areas

  • Hardware and Architecture
  • Computer Networks and Communications
  • Energy Engineering and Power Technology
  • Control and Systems Engineering

これを引用

Zhou, T., Pan, T., Bao, Z., & Watanabe, T. (2019). A Time-based Leakage-aware Algorithm for Task Placement and Scheduling Problem on Dynamic Reconfigurable FPGA. : 2018 5th International Conference on Systems and Informatics, ICSAI 2018 (pp. 501-506). [8599330] (2018 5th International Conference on Systems and Informatics, ICSAI 2018). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICSAI.2018.8599330

A Time-based Leakage-aware Algorithm for Task Placement and Scheduling Problem on Dynamic Reconfigurable FPGA. / Zhou, Tingyu; Pan, Tieyuan; Bao, Zhiguo; Watanabe, Takahiro.

2018 5th International Conference on Systems and Informatics, ICSAI 2018. Institute of Electrical and Electronics Engineers Inc., 2019. p. 501-506 8599330 (2018 5th International Conference on Systems and Informatics, ICSAI 2018).

研究成果: Conference contribution

Zhou, T, Pan, T, Bao, Z & Watanabe, T 2019, A Time-based Leakage-aware Algorithm for Task Placement and Scheduling Problem on Dynamic Reconfigurable FPGA. : 2018 5th International Conference on Systems and Informatics, ICSAI 2018., 8599330, 2018 5th International Conference on Systems and Informatics, ICSAI 2018, Institute of Electrical and Electronics Engineers Inc., pp. 501-506, 5th International Conference on Systems and Informatics, ICSAI 2018, Nanjing, China, 18/11/10. https://doi.org/10.1109/ICSAI.2018.8599330
Zhou T, Pan T, Bao Z, Watanabe T. A Time-based Leakage-aware Algorithm for Task Placement and Scheduling Problem on Dynamic Reconfigurable FPGA. : 2018 5th International Conference on Systems and Informatics, ICSAI 2018. Institute of Electrical and Electronics Engineers Inc. 2019. p. 501-506. 8599330. (2018 5th International Conference on Systems and Informatics, ICSAI 2018). https://doi.org/10.1109/ICSAI.2018.8599330
Zhou, Tingyu ; Pan, Tieyuan ; Bao, Zhiguo ; Watanabe, Takahiro. / A Time-based Leakage-aware Algorithm for Task Placement and Scheduling Problem on Dynamic Reconfigurable FPGA. 2018 5th International Conference on Systems and Informatics, ICSAI 2018. Institute of Electrical and Electronics Engineers Inc., 2019. pp. 501-506 (2018 5th International Conference on Systems and Informatics, ICSAI 2018).
@inproceedings{3bcc35e711b4452b8ddacd4c143a9159,
title = "A Time-based Leakage-aware Algorithm for Task Placement and Scheduling Problem on Dynamic Reconfigurable FPGA",
abstract = "Field-programmable gate array (FPGA) has enormous potential in the field of Integrated Circuit (IC) due to its programmability, short design cycle, and high flexibility in parallel computing. Nevertheless, increasing chip integration and shrinking transistor size lead to non-negligible power dissipation in FPGA. Specifically, leakage power dissipation issue as a crucial part of power consumption in FPGA requires being concerned urgently. In this paper, a time-based leakage-power aware algorithm (TBLA) is proposed to address the aforementioned issue on 2D dynamic partial reconfigurable FPGA. Experimental results show that the proposed TBLA algorithm reduces the leakage-power and scheduling overhead without increasing the overall execution time of an application compared to traditional algorithms.",
author = "Tingyu Zhou and Tieyuan Pan and Zhiguo Bao and Takahiro Watanabe",
year = "2019",
month = "1",
day = "2",
doi = "10.1109/ICSAI.2018.8599330",
language = "English",
series = "2018 5th International Conference on Systems and Informatics, ICSAI 2018",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "501--506",
booktitle = "2018 5th International Conference on Systems and Informatics, ICSAI 2018",

}

TY - GEN

T1 - A Time-based Leakage-aware Algorithm for Task Placement and Scheduling Problem on Dynamic Reconfigurable FPGA

AU - Zhou, Tingyu

AU - Pan, Tieyuan

AU - Bao, Zhiguo

AU - Watanabe, Takahiro

PY - 2019/1/2

Y1 - 2019/1/2

N2 - Field-programmable gate array (FPGA) has enormous potential in the field of Integrated Circuit (IC) due to its programmability, short design cycle, and high flexibility in parallel computing. Nevertheless, increasing chip integration and shrinking transistor size lead to non-negligible power dissipation in FPGA. Specifically, leakage power dissipation issue as a crucial part of power consumption in FPGA requires being concerned urgently. In this paper, a time-based leakage-power aware algorithm (TBLA) is proposed to address the aforementioned issue on 2D dynamic partial reconfigurable FPGA. Experimental results show that the proposed TBLA algorithm reduces the leakage-power and scheduling overhead without increasing the overall execution time of an application compared to traditional algorithms.

AB - Field-programmable gate array (FPGA) has enormous potential in the field of Integrated Circuit (IC) due to its programmability, short design cycle, and high flexibility in parallel computing. Nevertheless, increasing chip integration and shrinking transistor size lead to non-negligible power dissipation in FPGA. Specifically, leakage power dissipation issue as a crucial part of power consumption in FPGA requires being concerned urgently. In this paper, a time-based leakage-power aware algorithm (TBLA) is proposed to address the aforementioned issue on 2D dynamic partial reconfigurable FPGA. Experimental results show that the proposed TBLA algorithm reduces the leakage-power and scheduling overhead without increasing the overall execution time of an application compared to traditional algorithms.

UR - http://www.scopus.com/inward/record.url?scp=85061484365&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85061484365&partnerID=8YFLogxK

U2 - 10.1109/ICSAI.2018.8599330

DO - 10.1109/ICSAI.2018.8599330

M3 - Conference contribution

T3 - 2018 5th International Conference on Systems and Informatics, ICSAI 2018

SP - 501

EP - 506

BT - 2018 5th International Conference on Systems and Informatics, ICSAI 2018

PB - Institute of Electrical and Electronics Engineers Inc.

ER -