Adaptive router with predictor using congestion degree for 3D Network-on-Chip

Lian Zeng, Xin Jiang, Takahiro Watanabe

研究成果: Conference contribution

抄録

As the technology of chip multiprocessors (CMPs) is evolved, the performance of 2D architecture becomes insufficient to meet various requirements, and three-dimensional integrated circuits (3D-ICs) provide an attractive solution to improve network performance by using through silicon via (TSV). However, there are more transmitted packets in 3D network and congestion condition becomes more complex. The performance of network depends critically on its routing algorithm. Various routing algorithms have been proposed for 3D NoCs. Adaptive routing algorithm that merges local congestion and future congestion information was proposed in [9]. But the congestion used in it is roughly estimated, not very precise, but network performance is affected by the congestion significantly. In this paper, we propose a more precise congestion for predictor based on [9] and implement it in 3D NoCs. The proposed method is proved to have better latency and throughput than traditional routing methods like XY routing and Odd-even routing.

本文言語English
ホスト出版物のタイトルISOCC 2013 - 2013 International SoC Design Conference
出版社IEEE Computer Society
ページ46-49
ページ数4
ISBN(印刷版)9781479911417
DOI
出版ステータスPublished - 2013 1 1
イベント2013 International SoC Design Conference, ISOCC 2013 - Busan, Korea, Republic of
継続期間: 2013 11 172013 11 19

出版物シリーズ

名前ISOCC 2013 - 2013 International SoC Design Conference

Conference

Conference2013 International SoC Design Conference, ISOCC 2013
国/地域Korea, Republic of
CityBusan
Period13/11/1713/11/19

ASJC Scopus subject areas

  • ハードウェアとアーキテクチャ
  • 電子工学および電気工学

フィンガープリント

「Adaptive router with predictor using congestion degree for 3D Network-on-Chip」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル