An effective suspicious timing-error prediction circuit insertion algorithm minimizing area overhead

    研究成果: Article

    3 引用 (Scopus)

    抜粋

    As process technologies advance, timing-error correction techniques have become important as well. A suspicious timing-error prediction (STEP) technique has been proposed recently, which predicts timing errors by monitoring themiddle points, or check points of several speedpaths in a circuit. However, if we insert STEP circuits (STEPCs) in the middle points of all the paths from primary inputs to primary outputs, we need many STEPCs and thus require too much area overhead. How to determine these check points is very important. In this paper, we propose an effective STEPC insertion algorithm minimizing area overhead. Our proposed algorithm moves the STEPC insertion positions to minimize inserted STEPC counts. We apply a max-flow and min-cut approach to determine the optimal positions of inserted STEPCs and reduce the required number of STEPCs to 1/10-1/80 and their area to 1/5-1/8 compared with a naive algorithm. Furthermore, our algorithm realizes 1.12X-1.5X overclocking compared with just inserting STEPCs into several speed-paths.

    元の言語English
    ページ(範囲)1406-1418
    ページ数13
    ジャーナルIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
    E98A
    発行部数7
    DOI
    出版物ステータスPublished - 2015 7 1

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Computer Graphics and Computer-Aided Design
    • Applied Mathematics
    • Signal Processing

    フィンガープリント An effective suspicious timing-error prediction circuit insertion algorithm minimizing area overhead' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用