An efficient deadlock-free adaptive routing algorithm for 3D network-on-chips

Jindun Dai; Xin Jiang; Renjie Li; Takahiro Watanabe

doi:10.1109/MCSoC.2017.10

An efficient deadlock-free adaptive routing algorithm for 3D network-on-chips

Jindun Dai, Xin Jiang, Renjie Li, Takahiro Watanabe

大学院情報生産システム研究科

研究成果: Conference contribution

1 引用（Scopus）

抜粋

Network-on-Chips (NoC) has been proven as a flexible solution for Chip-Multiprocessor (CMP) systems due to its reusability and scalability. To increase communication efficiency, Three-Dimensional Networks-on-Chips (3D NoCs) are developed, which can shorten the wire length and improve the system performance. In this paper, we present a novel deadlock-free adaptive routing algorithm for 3D mesh NoC interconnections. The routing rules of traditional XY routing and YX routing are relaxed and used for intra-layer routing. Via multiple layers, balanced adaptiveness can be achieved. We detail the basic principle of this method and test its efficiency through simulations.

元の言語	English
ホスト出版物のタイトル	Proceedings - IEEE 11th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2017
出版者	Institute of Electrical and Electronics Engineers Inc.
ページ	29-36
ページ数	8
巻	2018-January
ISBN（電子版）	9781538634417
DOI	https://doi.org/10.1109/MCSoC.2017.10
出版物ステータス	Published - 2018 3 26
イベント	11th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2017 - Seoul, Korea, Republic of 継続期間: 2017 9 18 → 2017 9 20

Other

Other	11th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2017
国	Korea, Republic of
市	Seoul
期間	17/9/18 → 17/9/20

フィンガープリント

ASJC Scopus subject areas

Safety, Risk, Reliability and Quality
Hardware and Architecture
Signal Processing

これを引用

Dai, J., Jiang, X., Li, R., & Watanabe, T. (2018). An efficient deadlock-free adaptive routing algorithm for 3D network-on-chips. ： Proceedings - IEEE 11th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2017 (巻 2018-January, pp. 29-36). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/MCSoC.2017.10

An efficient deadlock-free adaptive routing algorithm for 3D network-on-chips. / Dai, Jindun; Jiang, Xin; Li, Renjie; Watanabe, Takahiro.

Proceedings - IEEE 11th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2017. 巻 2018-January Institute of Electrical and Electronics Engineers Inc., 2018. p. 29-36.

研究成果: Conference contribution

Dai, J, Jiang, X, Li, R & Watanabe, T 2018, An efficient deadlock-free adaptive routing algorithm for 3D network-on-chips. ： Proceedings - IEEE 11th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2017. 巻. 2018-January, Institute of Electrical and Electronics Engineers Inc., pp. 29-36, 11th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2017, Seoul, Korea, Republic of, 17/9/18. https://doi.org/10.1109/MCSoC.2017.10

@inproceedings{397852dda10645db83a92366162320c4,

title = "An efficient deadlock-free adaptive routing algorithm for 3D network-on-chips",

abstract = "Network-on-Chips (NoC) has been proven as a flexible solution for Chip-Multiprocessor (CMP) systems due to its reusability and scalability. To increase communication efficiency, Three-Dimensional Networks-on-Chips (3D NoCs) are developed, which can shorten the wire length and improve the system performance. In this paper, we present a novel deadlock-free adaptive routing algorithm for 3D mesh NoC interconnections. The routing rules of traditional XY routing and YX routing are relaxed and used for intra-layer routing. Via multiple layers, balanced adaptiveness can be achieved. We detail the basic principle of this method and test its efficiency through simulations.",

keywords = "3D network-on-chip, adaptive routing, computer architecture, multiprocessing systems",

author = "Jindun Dai and Xin Jiang and Renjie Li and Takahiro Watanabe",

year = "2018",

month = mar,

day = "26",

doi = "10.1109/MCSoC.2017.10",

language = "English",

volume = "2018-January",

pages = "29--36",

booktitle = "Proceedings - IEEE 11th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2017",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "11th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2017 ; Conference date: 18-09-2017 Through 20-09-2017",

}

TY - GEN

T1 - An efficient deadlock-free adaptive routing algorithm for 3D network-on-chips

AU - Dai, Jindun

AU - Jiang, Xin

AU - Li, Renjie

AU - Watanabe, Takahiro

PY - 2018/3/26

Y1 - 2018/3/26

N2 - Network-on-Chips (NoC) has been proven as a flexible solution for Chip-Multiprocessor (CMP) systems due to its reusability and scalability. To increase communication efficiency, Three-Dimensional Networks-on-Chips (3D NoCs) are developed, which can shorten the wire length and improve the system performance. In this paper, we present a novel deadlock-free adaptive routing algorithm for 3D mesh NoC interconnections. The routing rules of traditional XY routing and YX routing are relaxed and used for intra-layer routing. Via multiple layers, balanced adaptiveness can be achieved. We detail the basic principle of this method and test its efficiency through simulations.

AB - Network-on-Chips (NoC) has been proven as a flexible solution for Chip-Multiprocessor (CMP) systems due to its reusability and scalability. To increase communication efficiency, Three-Dimensional Networks-on-Chips (3D NoCs) are developed, which can shorten the wire length and improve the system performance. In this paper, we present a novel deadlock-free adaptive routing algorithm for 3D mesh NoC interconnections. The routing rules of traditional XY routing and YX routing are relaxed and used for intra-layer routing. Via multiple layers, balanced adaptiveness can be achieved. We detail the basic principle of this method and test its efficiency through simulations.

KW - 3D network-on-chip

KW - adaptive routing

KW - computer architecture

KW - multiprocessing systems

UR - http://www.scopus.com/inward/record.url?scp=85049727676&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85049727676&partnerID=8YFLogxK

U2 - 10.1109/MCSoC.2017.10

DO - 10.1109/MCSoC.2017.10

M3 - Conference contribution

AN - SCOPUS:85049727676

VL - 2018-January

SP - 29

EP - 36

BT - Proceedings - IEEE 11th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2017

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 11th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2017

Y2 - 18 September 2017 through 20 September 2017

ER -

文献にアクセス

10.1109/MCSoC.2017.10