An efficient decoder architecture for cyclic non-binary LDPC codes

Yichao Lu, Guifen Tian, Satoshi Goto

研究成果: Conference contribution

抜粋

This paper proposes a hybrid message-passing decoding algorithm which consumes very low computational complexity, while achieving competitive error performance compared with conventional min-max algorithm. Simulation result on a (255,175) cyclic code shows that this algorithm obtains at least 0.5dB coding gain over other state-of-the-art low-complexity non-binary LDPC (NB-LDPC) decoding algorithms. Based on this algorithm, a partial-parallel decoder architecture is implemented for cyclic NB-LDPC codes, where the variable node units are redesigned and the routing network is optimized for the proposed algorithm. Synthesis results demonstrate that about 24.3% gates and 12% memories can be saved over previous works.

元の言語English
ホスト出版物のタイトルProceedings - IEEE International Symposium on Circuits and Systems
出版者Institute of Electrical and Electronics Engineers Inc.
ページ397-400
ページ数4
ISBN(印刷物)9781479934324
DOI
出版物ステータスPublished - 2014
イベント2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014 - Melbourne, VIC
継続期間: 2014 6 12014 6 5

Other

Other2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014
Melbourne, VIC
期間14/6/114/6/5

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

フィンガープリント An efficient decoder architecture for cyclic non-binary LDPC codes' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Lu, Y., Tian, G., & Goto, S. (2014). An efficient decoder architecture for cyclic non-binary LDPC codes. : Proceedings - IEEE International Symposium on Circuits and Systems (pp. 397-400). [6865149] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.2014.6865149