An efficient majority-logic based message-passing algorithm for non-binary LDPC decoding

Yichao Lu, Nanfan Qiu, Zhixiang Chen, Satoshi Goto

研究成果: Conference contribution

8 引用 （Scopus）

抜粋

This paper presents a majority-logic based message-passing algorithm for decoding non-binary LDPC codes. Recently, many majority-logic decoding (MLGD) algorithms make huge efforts on reducing the computational complexity for decoding non-binary LDPC codes. Inspired by one step majority-logic decoding and q-ary sum-product algorithm, we devise a novel iterative double-reliability- based (IDRB) MLGD algorithm which carries out an efficient trade-off between decoding computational complexity and error performance. The proposed algorithm achieves a remarkable enhancement on error correct ability and yet requires only integer operations and finite field operations. Simulation results on two NB-LDPC codes show that we succeed in achieving significant coding gain compared with IHRB-and ISRB-MLGD with limited complexity increase.

元の言語English
ホスト出版物のタイトルIEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS
ページ479-482
ページ数4
DOI
出版物ステータスPublished - 2012
イベント2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012 - Kaohsiung
継続期間: 2012 12 2 → 2012 12 5

Other

Other2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012
市Kaohsiung
期間12/12/2 → 12/12/5

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

文献にアクセス

フィンガープリント An efficient majority-logic based message-passing algorithm for non-binary LDPC decoding' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

    • これを引用

    Lu, Y., Qiu, N., Chen, Z., & Goto, S. (2012). An efficient majority-logic based message-passing algorithm for non-binary LDPC decoding. ： IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS (pp. 479-482). [6419076] https://doi.org/10.1109/APCCAS.2012.6419076