An energy-efficient high-level synthesis algorithm for huddle-based distributed-register architectures

研究成果: Paper査読

8 被引用数 (Scopus)

抄録

In this paper, we first propose a huddle-based distributed-register architecture (HDR architecture), an island-based distributed-register architecture for multi-cycle interconnect communications where we can develop several energy-saving techniques. Next, we propose an energy-efficient high-level synthesis algorithm for HDR architectures focusing on multiple supply voltages. Our algorithm is based on iterative improvement of scheduling/binding and floorplanning. In the iteration process, huddles, each of which is composed of functional units, registers, controller, and level converters, are very naturally generated using floorplanning results. By assigning high supply voltage to critical huddles and low supply voltage to non-critical huddles, we can finally have energy-efficient floorplan-aware high-level synthesis. Experimental results show that our algorithm achieves 45% energy-saving compared with the conventional distributed-register architectures and conventional algorithms.

本文言語English
ページ576-579
ページ数4
DOI
出版ステータスPublished - 2012 9 28
イベント2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012 - Seoul, Korea, Republic of
継続期間: 2012 5 202012 5 23

Conference

Conference2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012
国/地域Korea, Republic of
CitySeoul
Period12/5/2012/5/23

ASJC Scopus subject areas

  • ハードウェアとアーキテクチャ
  • 電子工学および電気工学

フィンガープリント

「An energy-efficient high-level synthesis algorithm for huddle-based distributed-register architectures」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル