TY - JOUR
T1 - Architecture of programmable systolic array processor for discrete wavelet transform
AU - Miyake, Jiro
AU - Kuninobu, Shigeo
AU - Baba, Takaaki
PY - 2009/12
Y1 - 2009/12
N2 - An architecture of a programmable systolic array processor is proposed for the discrete wavelet transform (DWT). This transform requires a huge amount of data to be filtered. To achieve this, many processor elements (PEs) are implemented. However, the hardware of a multiplier for multiply-accumulate operations is large, and complicated connections among PEs lower flexibility and scalability. By using the time-divided multiple-operation method, the execution unit with a simple structure of shifters and a three-input adder achieved 50% of hardware size and the same performance of that achieved with a multiplier and an adder. The unique network mechanism among PEs and the systolic array architecture provided a high level of data transfer, flexibility, and scalability. Using this architecture enables a processor with ten PEs to execute DWT for 1024×1024 image pixels in 26.3 ms.
AB - An architecture of a programmable systolic array processor is proposed for the discrete wavelet transform (DWT). This transform requires a huge amount of data to be filtered. To achieve this, many processor elements (PEs) are implemented. However, the hardware of a multiplier for multiply-accumulate operations is large, and complicated connections among PEs lower flexibility and scalability. By using the time-divided multiple-operation method, the execution unit with a simple structure of shifters and a three-input adder achieved 50% of hardware size and the same performance of that achieved with a multiplier and an adder. The unique network mechanism among PEs and the systolic array architecture provided a high level of data transfer, flexibility, and scalability. Using this architecture enables a processor with ten PEs to execute DWT for 1024×1024 image pixels in 26.3 ms.
UR - http://www.scopus.com/inward/record.url?scp=77649133961&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=77649133961&partnerID=8YFLogxK
U2 - 10.3169/itej.63.1853
DO - 10.3169/itej.63.1853
M3 - Article
AN - SCOPUS:77649133961
VL - 63
SP - 1853
EP - 1859
JO - Kyokai Joho Imeji Zasshi/Journal of the Institute of Image Information and Television Engineers
JF - Kyokai Joho Imeji Zasshi/Journal of the Institute of Image Information and Television Engineers
SN - 1342-6907
IS - 12
ER -