Charge sharing clock scheme for high efficiency double charge pump circuit

Mengshu Huang*, Leona Okamura, Tsutomu Yoshihara

*この研究の対応する著者

    研究成果: Conference contribution

    3 被引用数 (Scopus)

    抄録

    A charge sharing clock scheme is proposed to feed a 5-stage double charge pump circuit. By reusing the charges in charging or discharging the parasitic capacitance during the pumping process, dynamic power loss is able to be reduced by nearly a half. Under 1V supply, simulation results show a maximum 10% efficiency increase, and the ripple noise is also reduced by a half comparing to the conventional charge pumps.

    本文言語English
    ホスト出版物のタイトルICSICT-2010 - 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology, Proceedings
    ページ248-250
    ページ数3
    DOI
    出版ステータスPublished - 2010
    イベント2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology - Shanghai
    継続期間: 2010 11 12010 11 4

    Other

    Other2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology
    CityShanghai
    Period10/11/110/11/4

    ASJC Scopus subject areas

    • ハードウェアとアーキテクチャ
    • 電子工学および電気工学

    フィンガープリント

    「Charge sharing clock scheme for high efficiency double charge pump circuit」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

    引用スタイル