COMPACTION-BASED CUSTOM LSI LAYOUT DESIGN METHOD.

Masaki Ishikawa, Tsuneo Matsuda, Takeshi Yoshimura, Satoshi Goto

研究成果: Article

抜粋

A design method for custom LSI layouts is presented. This method is based on layout compaction with automatic jog (wiring bend) generation in the layout. A dense chip design can be realized by this technique. Experimental results show that the chip size designed by using the proposed layout method is only 1. 2-1. 4 times larger than that resulting from manual layouts. It is concluded that this compaction-based custom LSI layout design method is very effective for achieving a minimal chip layout design.

元の言語English
ページ（範囲）374-382
ページ数9
ジャーナルIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
巻CAD-6
発行部数3
出版物ステータスPublished - 1987 5
外部発表Yes

ASJC Scopus subject areas

  • Computational Theory and Mathematics
  • Computer Science Applications
  • Hardware and Architecture
  • Electrical and Electronic Engineering

文献にアクセス

フィンガープリント COMPACTION-BASED CUSTOM LSI LAYOUT DESIGN METHOD.' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

    • これを引用

    Ishikawa, M., Matsuda, T., Yoshimura, T., & Goto, S. (1987). COMPACTION-BASED CUSTOM LSI LAYOUT DESIGN METHOD. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, CAD-6(3), 374-382.