Design of Power and Area Efficient Lower-Part-OR Approximate Multiplier

研究成果: Conference contribution

抜粋

Approximate computing has been paid attention as a promising technique to decrease power and area for error-tolerant applications by simplifying the internal operations with sacrificing their accuracy. In this paper, a new power and area efficient approximate multiplier is proposed using OR based compressor with no carry propagation for lower bit positions and a carry propagation compressor with inexact half adders and full adders for upper bit positions. The proposal is effective to reduce the critical path delay with almost the same precision with previous methods. Firstly, an inexact half adder and an inexact full adder are proposed and a construction method of 4×4 multiplier is shown. Then, a construction method of 8×8 multiplier is proposed using OR based compressor, approximate 4×4 multipliers and an accurate 4×4 multiplier. The proposed construction method can also be applied to 16×16 multiplier. The accuracy loss of proposed multipliers is evaluated using MATLAB simulation and that of the proposed 8×8 multiplier is low as 0.20%, the effect of which is shown to be negligible by applying to discrete cosine transform (DCT), inverse DCT and convolutional neural networks for image classification. The proposed 8×8 multiplier reduces power and area by 50.78% and 53.19%, respectively, compared with the accurate Wallace tree multiplier when evaluated using SMIC 40nm process.

元の言語English
ホスト出版物のタイトルProceedings of TENCON 2018 - 2018 IEEE Region 10 Conference
出版者Institute of Electrical and Electronics Engineers Inc.
ページ2110-2115
ページ数6
ISBN(電子版)9781538654576
DOI
出版物ステータスPublished - 2019 2 22
イベント2018 IEEE Region 10 Conference, TENCON 2018 - Jeju, Korea, Republic of
継続期間: 2018 10 282018 10 31

出版物シリーズ

名前IEEE Region 10 Annual International Conference, Proceedings/TENCON
2018-October
ISSN(印刷物)2159-3442
ISSN(電子版)2159-3450

Conference

Conference2018 IEEE Region 10 Conference, TENCON 2018
Korea, Republic of
Jeju
期間18/10/2818/10/31

ASJC Scopus subject areas

  • Computer Science Applications
  • Electrical and Electronic Engineering

フィンガープリント Design of Power and Area Efficient Lower-Part-OR Approximate Multiplier' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Guo, Y., Sun, H., & Kimura, S. (2019). Design of Power and Area Efficient Lower-Part-OR Approximate Multiplier. : Proceedings of TENCON 2018 - 2018 IEEE Region 10 Conference (pp. 2110-2115). [8650108] (IEEE Region 10 Annual International Conference, Proceedings/TENCON; 巻数 2018-October). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/TENCON.2018.8650108