DIGITAL SPEECH SIGNAL PROCESSOR VLSI: DSSP1.

Takao Kaneko, Hironori Yamauchi, Atsushi Iwata, Yasuyuki Matsuya

研究成果: Article査読

抄録

A high-speed programmable digital speech signal processor VLSI (DSSPI) with an 18-bit floating-point architecture and 32-bit micro-instructions is developed using 1. 2 mu m CMOS technology. This chip integrates a normalizing floating-point ALU, a 512w dual-port data RAM, and a 4Kw micro-program ROM to enable normalizing floating-point operations within a 50nsec machine-cycle. A high-speed communication interface that allows a wide variety of configurations to suit various user requirements is provided. The processor VLSI is designed almost entirely with a top-down DA system, which significantly reduces chip size and design time.

本文言語English
ページ(範囲)305-311
ページ数7
ジャーナルDenki Tsushin Kenkyujo kenkyu jitsuyoka hokoku
37
4-5
出版ステータスPublished - 1988 1 1
外部発表はい

ASJC Scopus subject areas

  • Engineering(all)

フィンガープリント 「DIGITAL SPEECH SIGNAL PROCESSOR VLSI: DSSP1.」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル