Efficient algorithms for extracting pareto-optimal hardware configurations in DEPS framework

Hirotaka Kawashima, Gang Zeng, Hideki Takase, Masato Edahiro, Hiroaki Takada

研究成果: Article査読

1 被引用数 (Scopus)

抄録

A dynamic energy performance scaling (DEPS) framework has been proposed as a generalization of dynamic voltage frequency scaling (DVFS). The DEPS framework selects an energy-optimal hardware configuration at runtime. To reduce runtime overhead, Pareto-optimal combinations of hardware configurations should be provided via DEPS profiling during the design phase. The challenge of DEPS profiling lies in extracting the Pareto-optimal combinations efficiently from the exponential search space. We propose two exact algorithms to reduce the number of calculations in DEPS profiling. These algorithms can be used with common search algorithms. We also propose a heuristic algorithm for searching Pareto-optimal configurations efficiently. Extensive experiments are performed, and they demonstrate that the proposed algorithms can complete DEPS profiling within a reasonable amount of time and generate optimal DEPS profiles. It is believed that the proposed algorithms will enable easy application of the DEPS framework in practice.

本文言語English
ページ(範囲)133-142
ページ数10
ジャーナルIPSJ Transactions on System LSI Design Methodology
5
DOI
出版ステータスPublished - 2012
外部発表はい

ASJC Scopus subject areas

  • コンピュータ サイエンスの応用
  • 電子工学および電気工学

フィンガープリント

「Efficient algorithms for extracting pareto-optimal hardware configurations in DEPS framework」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル