Energy-Efficient and High Performance Approximate Multiplier Using Compressors Based on Input Reordering

Zhenhao Liu, Yi Guo, Xiaoting Sun, Shinji Kimura

研究成果: Conference contribution

抄録

Today in nanometer regime, approximate circuits have attracted much more attention due to the pursuit of low power consumption and high performance. Approximate multiplier is the key arithmetic function in many error-tolerant applications such as signal processing. In this paper, two approximate compressors based on input reordering logic have been proposed for the partial product reduction in the multiplication. A 2-bit reordering circuit is also designed for the proposed multiplier. Experimental results show that the proposed multiplier sacrifices only a small amount of precision (about 0.58%) to drastically reduce power, area, and delay up to (36.6%), (28.8%) and (20.1%) compared to accurate Wallace multiplier. The proposed multiplier achieves a high signal-to-noise ratio (over 50dB) when applied to an image processing algorithm.

元の言語English
ホスト出版物のタイトルProceedings of TENCON 2018 - 2018 IEEE Region 10 Conference
出版者Institute of Electrical and Electronics Engineers Inc.
ページ545-550
ページ数6
ISBN(電子版)9781538654576
DOI
出版物ステータスPublished - 2019 2 22
イベント2018 IEEE Region 10 Conference, TENCON 2018 - Jeju, Korea, Republic of
継続期間: 2018 10 282018 10 31

出版物シリーズ

名前IEEE Region 10 Annual International Conference, Proceedings/TENCON
2018-October
ISSN(印刷物)2159-3442
ISSN(電子版)2159-3450

Conference

Conference2018 IEEE Region 10 Conference, TENCON 2018
Korea, Republic of
Jeju
期間18/10/2818/10/31

Fingerprint

Compressors
Networks (circuits)
Signal to noise ratio
Signal processing
Image processing
Electric power utilization

ASJC Scopus subject areas

  • Computer Science Applications
  • Electrical and Electronic Engineering

これを引用

Liu, Z., Guo, Y., Sun, X., & Kimura, S. (2019). Energy-Efficient and High Performance Approximate Multiplier Using Compressors Based on Input Reordering. : Proceedings of TENCON 2018 - 2018 IEEE Region 10 Conference (pp. 545-550). [8650340] (IEEE Region 10 Annual International Conference, Proceedings/TENCON; 巻数 2018-October). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/TENCON.2018.8650340

Energy-Efficient and High Performance Approximate Multiplier Using Compressors Based on Input Reordering. / Liu, Zhenhao; Guo, Yi; Sun, Xiaoting; Kimura, Shinji.

Proceedings of TENCON 2018 - 2018 IEEE Region 10 Conference. Institute of Electrical and Electronics Engineers Inc., 2019. p. 545-550 8650340 (IEEE Region 10 Annual International Conference, Proceedings/TENCON; 巻 2018-October).

研究成果: Conference contribution

Liu, Z, Guo, Y, Sun, X & Kimura, S 2019, Energy-Efficient and High Performance Approximate Multiplier Using Compressors Based on Input Reordering. : Proceedings of TENCON 2018 - 2018 IEEE Region 10 Conference., 8650340, IEEE Region 10 Annual International Conference, Proceedings/TENCON, 巻. 2018-October, Institute of Electrical and Electronics Engineers Inc., pp. 545-550, 2018 IEEE Region 10 Conference, TENCON 2018, Jeju, Korea, Republic of, 18/10/28. https://doi.org/10.1109/TENCON.2018.8650340
Liu Z, Guo Y, Sun X, Kimura S. Energy-Efficient and High Performance Approximate Multiplier Using Compressors Based on Input Reordering. : Proceedings of TENCON 2018 - 2018 IEEE Region 10 Conference. Institute of Electrical and Electronics Engineers Inc. 2019. p. 545-550. 8650340. (IEEE Region 10 Annual International Conference, Proceedings/TENCON). https://doi.org/10.1109/TENCON.2018.8650340
Liu, Zhenhao ; Guo, Yi ; Sun, Xiaoting ; Kimura, Shinji. / Energy-Efficient and High Performance Approximate Multiplier Using Compressors Based on Input Reordering. Proceedings of TENCON 2018 - 2018 IEEE Region 10 Conference. Institute of Electrical and Electronics Engineers Inc., 2019. pp. 545-550 (IEEE Region 10 Annual International Conference, Proceedings/TENCON).
@inproceedings{163aa369fda94f17808506ff9762e78b,
title = "Energy-Efficient and High Performance Approximate Multiplier Using Compressors Based on Input Reordering",
abstract = "Today in nanometer regime, approximate circuits have attracted much more attention due to the pursuit of low power consumption and high performance. Approximate multiplier is the key arithmetic function in many error-tolerant applications such as signal processing. In this paper, two approximate compressors based on input reordering logic have been proposed for the partial product reduction in the multiplication. A 2-bit reordering circuit is also designed for the proposed multiplier. Experimental results show that the proposed multiplier sacrifices only a small amount of precision (about 0.58{\%}) to drastically reduce power, area, and delay up to (36.6{\%}), (28.8{\%}) and (20.1{\%}) compared to accurate Wallace multiplier. The proposed multiplier achieves a high signal-to-noise ratio (over 50dB) when applied to an image processing algorithm.",
keywords = "approximate multiplier, Compressor, high performance, Input reordering, low power",
author = "Zhenhao Liu and Yi Guo and Xiaoting Sun and Shinji Kimura",
year = "2019",
month = "2",
day = "22",
doi = "10.1109/TENCON.2018.8650340",
language = "English",
series = "IEEE Region 10 Annual International Conference, Proceedings/TENCON",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "545--550",
booktitle = "Proceedings of TENCON 2018 - 2018 IEEE Region 10 Conference",

}

TY - GEN

T1 - Energy-Efficient and High Performance Approximate Multiplier Using Compressors Based on Input Reordering

AU - Liu, Zhenhao

AU - Guo, Yi

AU - Sun, Xiaoting

AU - Kimura, Shinji

PY - 2019/2/22

Y1 - 2019/2/22

N2 - Today in nanometer regime, approximate circuits have attracted much more attention due to the pursuit of low power consumption and high performance. Approximate multiplier is the key arithmetic function in many error-tolerant applications such as signal processing. In this paper, two approximate compressors based on input reordering logic have been proposed for the partial product reduction in the multiplication. A 2-bit reordering circuit is also designed for the proposed multiplier. Experimental results show that the proposed multiplier sacrifices only a small amount of precision (about 0.58%) to drastically reduce power, area, and delay up to (36.6%), (28.8%) and (20.1%) compared to accurate Wallace multiplier. The proposed multiplier achieves a high signal-to-noise ratio (over 50dB) when applied to an image processing algorithm.

AB - Today in nanometer regime, approximate circuits have attracted much more attention due to the pursuit of low power consumption and high performance. Approximate multiplier is the key arithmetic function in many error-tolerant applications such as signal processing. In this paper, two approximate compressors based on input reordering logic have been proposed for the partial product reduction in the multiplication. A 2-bit reordering circuit is also designed for the proposed multiplier. Experimental results show that the proposed multiplier sacrifices only a small amount of precision (about 0.58%) to drastically reduce power, area, and delay up to (36.6%), (28.8%) and (20.1%) compared to accurate Wallace multiplier. The proposed multiplier achieves a high signal-to-noise ratio (over 50dB) when applied to an image processing algorithm.

KW - approximate multiplier

KW - Compressor

KW - high performance

KW - Input reordering

KW - low power

UR - http://www.scopus.com/inward/record.url?scp=85063188717&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85063188717&partnerID=8YFLogxK

U2 - 10.1109/TENCON.2018.8650340

DO - 10.1109/TENCON.2018.8650340

M3 - Conference contribution

AN - SCOPUS:85063188717

T3 - IEEE Region 10 Annual International Conference, Proceedings/TENCON

SP - 545

EP - 550

BT - Proceedings of TENCON 2018 - 2018 IEEE Region 10 Conference

PB - Institute of Electrical and Electronics Engineers Inc.

ER -