Energy-efficient high-level synthesis for HDR architectures

研究成果: Article

13 引用 (Scopus)

抜粋

As battery runtime and overheating problems for portable devices become unignorable, energy-aware LSI design is strongly required. Moreover, an interconnection delay should be explicitly considered there because it exceeds a gate delay as the semiconductor devices are downsized. We must take account of energy efficiency and interconnection delays even in high-level synthesis. In this paper, we first propose a huddle-based distributed-register architecture (HDR architecture), an island-based distributed-register architecture for multi-cycle interconnect communications where we can develop several energy-saving techniques. Next, we propose an energy-efficient high-level synthesis algorithm for HDR architectures focusing on multiple supply voltages. Our algorithm is based on iterative improvement of scheduling/binding and floorplanning. In the iteration process, a huddle, which is composed of functional units, registers, controller, and level converters, are very naturally generated using floorplanning results. By assigning high supply voltage to critical huddles and low supply voltage to non-critical huddles, we can finally have energy-efficient floorplan-aware high-level synthesis. Experimental results show that our algorithm achieves 45% energy-saving compared with the conventional distributed-register architectures and conventional algorithms.

元の言語English
ページ(範囲)106-117
ページ数12
ジャーナルIPSJ Transactions on System LSI Design Methodology
5
DOI
出版物ステータスPublished - 2012 8 17

ASJC Scopus subject areas

  • Computer Science Applications
  • Electrical and Electronic Engineering

フィンガープリント Energy-efficient high-level synthesis for HDR architectures' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用