Exact and fast L1 cache simulation for embedded systems

Nobuaki Tojo, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki

研究成果: Conference contribution

25 引用 (Scopus)

抜粋

In recent years, the gap between the cycle time of processors and memory access time has been increasing. One of the solutions to solve this problem is to use a cache. But just using a large cache may not reduce the total memory access time. We can have an optimal cache configuration which minimizes overall memory access time by varying the three cache parameters: a cache set size, a line size, and an associativity. In this paper, we propose two exact cache simulation algorithms: CRCB1 and CRCB2, based on Cache Inclusion Property. They realize exact cache simulation but increase simulation speed dramatically. By using our approach, the number of cache hit/miss judgments required for simulating all the cache configurations is reduced to 31.4%-93.6% compared to conventional approaches. As a result, our proposed approach totally runs an average of 1.8 times faster and a maximum of 3.3 times faster compared to the fastest approach proposed so far. Our proposed exact cache simulation approach achieves the world fastest L1 cache simulation.

元の言語English
ホスト出版物のタイトルProceedings of the ASP-DAC 2009
ホスト出版物のサブタイトルAsia and South Pacific Design Automation Conference 2009
ページ817-822
ページ数6
DOI
出版物ステータスPublished - 2009 4 20
イベントAsia and South Pacific Design Automation Conference 2009, ASP-DAC 2009 - Yokohama, Japan
継続期間: 2009 1 192009 1 22

出版物シリーズ

名前Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Conference

ConferenceAsia and South Pacific Design Automation Conference 2009, ASP-DAC 2009
Japan
Yokohama
期間09/1/1909/1/22

ASJC Scopus subject areas

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

フィンガープリント Exact and fast L1 cache simulation for embedded systems' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Tojo, N., Togawa, N., Yanagisawa, M., & Ohtsuki, T. (2009). Exact and fast L1 cache simulation for embedded systems. : Proceedings of the ASP-DAC 2009: Asia and South Pacific Design Automation Conference 2009 (pp. 817-822). [4796581] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2009.4796581