Floorplan-driven high-level synthesis for distributed/shared-register architectures

Akira Ohchi, Shunitsu Kohara, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki

研究成果: Article

8 引用 (Scopus)

抜粋

In this paper, we propose a high-level synthesis method targeting distributed/shared-register architectures. Our method repeats (1) scheduling/ FU binding, (2) register allocation, (3) register binding, and (4) module placement. By feeding back floorplan information from (4) to (1), our method obtains a distributed/shared-register architecture where its scheduling/binding as well as floorplaning are simultaneously optimized. Experimental results show that the area is decreased by 13.2% while maintaining the performance of the circuit equal with that using distributed-register architectures.

元の言語English
ページ(範囲)78-90
ページ数13
ジャーナルIPSJ Transactions on System LSI Design Methodology
1
DOI
出版物ステータスPublished - 2008 8 1

ASJC Scopus subject areas

  • Computer Science Applications
  • Electrical and Electronic Engineering

フィンガープリント Floorplan-driven high-level synthesis for distributed/shared-register architectures' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用