FULLY BOOSTED 64K DYNAMIC RAM WITH AUTOMATIC AND SELF-REFRESH.

Makoto Taniguchi, Tsutomu Yoshihara, Michihiro Yamada, Kazuhiro Shimotori, Takao Nakano, Yoshimi Gamou

研究成果: Article査読

10 被引用数 (Scopus)

抄録

A novel high-speed low-power 64K dynamic RAM with enough margin has been attained using a double polysilicon and 3- mu m process technologies. To obtain a low soft error rate below 1 multiplied by 10** minus **6 errors per device hour without sacrificing the high-speed and low-power operation, some novel approaches are proposed in the designs. Fully boosted circuits and the Hi-C cell structure with polysilicon bit line are designed to increase the margin of the single 5-v power supply 64K dynamic RAM. The fabricated device provides a typical access time of 90 ns and an operating power of 190 mw at 25 degree C. The design features of the automatic and self-refresh functions on the same chip are described. 11 refs.

本文言語English
ページ(範囲)492-498
ページ数7
ジャーナルIEEE Journal of Solid-State Circuits
SC-16
5
出版ステータスPublished - 1981 10
外部発表はい

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

フィンガープリント 「FULLY BOOSTED 64K DYNAMIC RAM WITH AUTOMATIC AND SELF-REFRESH.」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル