High-level synthesis algorithms with floorplaning for distributed/shared- register architectures

Akira Ohchi, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki

研究成果: Conference contribution

9 引用 (Scopus)

抜粋

In this. paper, we propose a high-level synthesis method targeting distributed/shared-register architectures. Our method repeats (1) scheduling/FU binding, (2) register allocation, (3) register binding, and (4) module placement. By feeding back ftoorplan information from (4) to (1), our method obtains a distributed/shared-register architecture where its scheduling/ binding as well as ftoorplaning are simultaneously optimized. Experimental results show that the area is decreased by 13.6% while maintaining the performance of the circuit equal with that using distributed-register architectures.

元の言語English
ホスト出版物のタイトル2008 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT
ページ164-167
ページ数4
DOI
出版物ステータスPublished - 2008 9 5
イベント2008 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT - Hsinchu, Taiwan, Province of China
継続期間: 2008 4 232008 4 25

出版物シリーズ

名前2008 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT

Conference

Conference2008 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT
Taiwan, Province of China
Hsinchu
期間08/4/2308/4/25

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

フィンガープリント High-level synthesis algorithms with floorplaning for distributed/shared- register architectures' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Ohchi, A., Togawa, N., Yanagisawa, M., & Ohtsuki, T. (2008). High-level synthesis algorithms with floorplaning for distributed/shared- register architectures. : 2008 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT (pp. 164-167). [4542438] (2008 International Symposium on VLSI Design, Automation, and Test, VLSI-DAT). https://doi.org/10.1109/VDAT.2008.4542438