HIGH PERFORMANCE LSI DIGITAL SIGNAL PROCESSOR FOR COMMUNICATION.

Yukou Mochida, Kazuo Murano, Toshitaka Tsuda, Hirohisa Gambe, Shigeru Fujii

    研究成果: Article

    3 引用 (Scopus)

    抄録

    This paper describes a newly developed CMOS LSI DSP (FDSP3). It has a powerful multiplier, which operates at a rate of 10 M-operations/s, almost twice as fast as the fastest existing LSI DSP's. Some key techniques to attain these high performance characteristics of the DSP are described. Suitable memory capacities of the RAM and ROM were analyzed as a function of the operational capability of the DSP. These were reflected in the design of the FDSP3. To assist in the development of the program, support tools have been developed. A Pascal based cross compiler and an on-line debugging tool are described.

    元の言語English
    ページ(範囲)347-356
    ページ数10
    ジャーナルIEEE Journal on Selected Areas in Communications
    SAC-3
    発行部数2
    出版物ステータスPublished - 1985 3

    Fingerprint

    Digital signal processors
    ROM
    Communication
    Random access storage
    Data storage equipment

    ASJC Scopus subject areas

    • Computer Networks and Communications
    • Electrical and Electronic Engineering

    これを引用

    Mochida, Y., Murano, K., Tsuda, T., Gambe, H., & Fujii, S. (1985). HIGH PERFORMANCE LSI DIGITAL SIGNAL PROCESSOR FOR COMMUNICATION. IEEE Journal on Selected Areas in Communications, SAC-3(2), 347-356.

    HIGH PERFORMANCE LSI DIGITAL SIGNAL PROCESSOR FOR COMMUNICATION. / Mochida, Yukou; Murano, Kazuo; Tsuda, Toshitaka; Gambe, Hirohisa; Fujii, Shigeru.

    :: IEEE Journal on Selected Areas in Communications, 巻 SAC-3, 番号 2, 03.1985, p. 347-356.

    研究成果: Article

    Mochida, Y, Murano, K, Tsuda, T, Gambe, H & Fujii, S 1985, 'HIGH PERFORMANCE LSI DIGITAL SIGNAL PROCESSOR FOR COMMUNICATION.', IEEE Journal on Selected Areas in Communications, 巻. SAC-3, 番号 2, pp. 347-356.
    Mochida Y, Murano K, Tsuda T, Gambe H, Fujii S. HIGH PERFORMANCE LSI DIGITAL SIGNAL PROCESSOR FOR COMMUNICATION. IEEE Journal on Selected Areas in Communications. 1985 3;SAC-3(2):347-356.
    Mochida, Yukou ; Murano, Kazuo ; Tsuda, Toshitaka ; Gambe, Hirohisa ; Fujii, Shigeru. / HIGH PERFORMANCE LSI DIGITAL SIGNAL PROCESSOR FOR COMMUNICATION. :: IEEE Journal on Selected Areas in Communications. 1985 ; 巻 SAC-3, 番号 2. pp. 347-356.
    @article{a6dd84bde9da4655bf11dc395275ef37,
    title = "HIGH PERFORMANCE LSI DIGITAL SIGNAL PROCESSOR FOR COMMUNICATION.",
    abstract = "This paper describes a newly developed CMOS LSI DSP (FDSP3). It has a powerful multiplier, which operates at a rate of 10 M-operations/s, almost twice as fast as the fastest existing LSI DSP's. Some key techniques to attain these high performance characteristics of the DSP are described. Suitable memory capacities of the RAM and ROM were analyzed as a function of the operational capability of the DSP. These were reflected in the design of the FDSP3. To assist in the development of the program, support tools have been developed. A Pascal based cross compiler and an on-line debugging tool are described.",
    author = "Yukou Mochida and Kazuo Murano and Toshitaka Tsuda and Hirohisa Gambe and Shigeru Fujii",
    year = "1985",
    month = "3",
    language = "English",
    volume = "SAC-3",
    pages = "347--356",
    journal = "IEEE Journal on Selected Areas in Communications",
    issn = "0733-8716",
    publisher = "Institute of Electrical and Electronics Engineers Inc.",
    number = "2",

    }

    TY - JOUR

    T1 - HIGH PERFORMANCE LSI DIGITAL SIGNAL PROCESSOR FOR COMMUNICATION.

    AU - Mochida, Yukou

    AU - Murano, Kazuo

    AU - Tsuda, Toshitaka

    AU - Gambe, Hirohisa

    AU - Fujii, Shigeru

    PY - 1985/3

    Y1 - 1985/3

    N2 - This paper describes a newly developed CMOS LSI DSP (FDSP3). It has a powerful multiplier, which operates at a rate of 10 M-operations/s, almost twice as fast as the fastest existing LSI DSP's. Some key techniques to attain these high performance characteristics of the DSP are described. Suitable memory capacities of the RAM and ROM were analyzed as a function of the operational capability of the DSP. These were reflected in the design of the FDSP3. To assist in the development of the program, support tools have been developed. A Pascal based cross compiler and an on-line debugging tool are described.

    AB - This paper describes a newly developed CMOS LSI DSP (FDSP3). It has a powerful multiplier, which operates at a rate of 10 M-operations/s, almost twice as fast as the fastest existing LSI DSP's. Some key techniques to attain these high performance characteristics of the DSP are described. Suitable memory capacities of the RAM and ROM were analyzed as a function of the operational capability of the DSP. These were reflected in the design of the FDSP3. To assist in the development of the program, support tools have been developed. A Pascal based cross compiler and an on-line debugging tool are described.

    UR - http://www.scopus.com/inward/record.url?scp=0022026582&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=0022026582&partnerID=8YFLogxK

    M3 - Article

    AN - SCOPUS:0022026582

    VL - SAC-3

    SP - 347

    EP - 356

    JO - IEEE Journal on Selected Areas in Communications

    JF - IEEE Journal on Selected Areas in Communications

    SN - 0733-8716

    IS - 2

    ER -