High throughput VLSI architecture of a fast mode decision algorithm for H.264/AVC intra prediction

Tianruo Zhang, Shen Li, Guifen Tian, Takeshi Ikenaga, Satoshi Goto

研究成果: Conference contribution

3 引用 (Scopus)

抜粋

Intra coding in H.264/AVC has significantly enhanced the video compression efficiency. However, computation complexity increases due to the rate-distortion (RD) based mode decision. This paper proposes a new fast mode decision algorithm in H.264/AVC intra prediction and its VLSI architecture. A new edge-detection pattern is proposed and both edge-detection technique and spatial mode prediction technique are combined together to reduce intra 4x4 candidate mode number from 9 to an average of 2.42. This algorithm is the only hardware-oriented algorithm which can reduce the number of 4x4 candidate mode to less than 4. VLSI architecture of intra mode decision module is designed with TSMC 0.18μm CMOS technology. The maximum frequency of 285MHz is achieved and 13.1k gates are required. High frequency, efficient processing cycle reduction and small area make this design to be an excellent accelerator for HDTV 1080p@30fps real time encoder.

元の言語English
ホスト出版物のタイトル2008 International Conference on Communications, Circuits and Systems Proceedings, ICCCAS 2008
ページ1245-1249
ページ数5
DOI
出版物ステータスPublished - 2008 12 1
イベント2008 International Conference on Communications, Circuits and Systems, ICCCAS 2008 - Xiamen, Fujian Province, China
継続期間: 2008 5 252008 5 27

出版物シリーズ

名前2008 International Conference on Communications, Circuits and Systems Proceedings, ICCCAS 2008

Conference

Conference2008 International Conference on Communications, Circuits and Systems, ICCCAS 2008
China
Xiamen, Fujian Province
期間08/5/2508/5/27

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Hardware and Architecture
  • Control and Systems Engineering
  • Electrical and Electronic Engineering

フィンガープリント High throughput VLSI architecture of a fast mode decision algorithm for H.264/AVC intra prediction' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Zhang, T., Li, S., Tian, G., Ikenaga, T., & Goto, S. (2008). High throughput VLSI architecture of a fast mode decision algorithm for H.264/AVC intra prediction. : 2008 International Conference on Communications, Circuits and Systems Proceedings, ICCCAS 2008 (pp. 1245-1249). [4657993] (2008 International Conference on Communications, Circuits and Systems Proceedings, ICCCAS 2008). https://doi.org/10.1109/ICCCAS.2008.4657993