Highly energy-efficient SRAM with hierarchical bit line charge-sharing method using non-selected bit line charges

Shinji Miyano, Shinichi Moriwaki, Yasue Yamamoto, Atsushi Kawasumi, Toshikazu Suzuki, Takayasu Sakurai, Hirofumi Shinohara

研究成果: Article

9 引用 (Scopus)

抄録

Low voltage SRAM at a near-threshold voltage has two major sources of power waste: excess bit line swing due to the random variation of transistors and dynamic power consumption of the bit line swing of non-selected columns. In order to overcome these waste power consumption issues and achieve the highest energy-efficient operation of low voltage SRAM, the new CSHBL technique and CCC techniques, which is the improved version of the CSHBL, have been proposed. An SRAM fabricated using 65 nm technology adopting the CSHBL achieved an energy consumption of 26.4 pJ/Access/Mbit, and that of 13.8 pJ/Acess/Mbit is achieved by the SRAM macro that adopted CCC with 40 nm technology. This energy consumption is lower than values in previous works.

元の言語English
記事番号6416957
ページ(範囲)924-931
ページ数8
ジャーナルIEEE Journal of Solid-State Circuits
48
発行部数4
DOI
出版物ステータスPublished - 2013
外部発表Yes

Fingerprint

Static random access storage
Electric power utilization
Energy utilization
Electric potential
Threshold voltage
Macros
Transistors

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

これを引用

Highly energy-efficient SRAM with hierarchical bit line charge-sharing method using non-selected bit line charges. / Miyano, Shinji; Moriwaki, Shinichi; Yamamoto, Yasue; Kawasumi, Atsushi; Suzuki, Toshikazu; Sakurai, Takayasu; Shinohara, Hirofumi.

:: IEEE Journal of Solid-State Circuits, 巻 48, 番号 4, 6416957, 2013, p. 924-931.

研究成果: Article

Miyano, Shinji ; Moriwaki, Shinichi ; Yamamoto, Yasue ; Kawasumi, Atsushi ; Suzuki, Toshikazu ; Sakurai, Takayasu ; Shinohara, Hirofumi. / Highly energy-efficient SRAM with hierarchical bit line charge-sharing method using non-selected bit line charges. :: IEEE Journal of Solid-State Circuits. 2013 ; 巻 48, 番号 4. pp. 924-931.
@article{30760736923c429bbffaec8fc0665aee,
title = "Highly energy-efficient SRAM with hierarchical bit line charge-sharing method using non-selected bit line charges",
abstract = "Low voltage SRAM at a near-threshold voltage has two major sources of power waste: excess bit line swing due to the random variation of transistors and dynamic power consumption of the bit line swing of non-selected columns. In order to overcome these waste power consumption issues and achieve the highest energy-efficient operation of low voltage SRAM, the new CSHBL technique and CCC techniques, which is the improved version of the CSHBL, have been proposed. An SRAM fabricated using 65 nm technology adopting the CSHBL achieved an energy consumption of 26.4 pJ/Access/Mbit, and that of 13.8 pJ/Acess/Mbit is achieved by the SRAM macro that adopted CCC with 40 nm technology. This energy consumption is lower than values in previous works.",
keywords = "Charge share, low power, low voltage, SRAM",
author = "Shinji Miyano and Shinichi Moriwaki and Yasue Yamamoto and Atsushi Kawasumi and Toshikazu Suzuki and Takayasu Sakurai and Hirofumi Shinohara",
year = "2013",
doi = "10.1109/JSSC.2012.2237572",
language = "English",
volume = "48",
pages = "924--931",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - Highly energy-efficient SRAM with hierarchical bit line charge-sharing method using non-selected bit line charges

AU - Miyano, Shinji

AU - Moriwaki, Shinichi

AU - Yamamoto, Yasue

AU - Kawasumi, Atsushi

AU - Suzuki, Toshikazu

AU - Sakurai, Takayasu

AU - Shinohara, Hirofumi

PY - 2013

Y1 - 2013

N2 - Low voltage SRAM at a near-threshold voltage has two major sources of power waste: excess bit line swing due to the random variation of transistors and dynamic power consumption of the bit line swing of non-selected columns. In order to overcome these waste power consumption issues and achieve the highest energy-efficient operation of low voltage SRAM, the new CSHBL technique and CCC techniques, which is the improved version of the CSHBL, have been proposed. An SRAM fabricated using 65 nm technology adopting the CSHBL achieved an energy consumption of 26.4 pJ/Access/Mbit, and that of 13.8 pJ/Acess/Mbit is achieved by the SRAM macro that adopted CCC with 40 nm technology. This energy consumption is lower than values in previous works.

AB - Low voltage SRAM at a near-threshold voltage has two major sources of power waste: excess bit line swing due to the random variation of transistors and dynamic power consumption of the bit line swing of non-selected columns. In order to overcome these waste power consumption issues and achieve the highest energy-efficient operation of low voltage SRAM, the new CSHBL technique and CCC techniques, which is the improved version of the CSHBL, have been proposed. An SRAM fabricated using 65 nm technology adopting the CSHBL achieved an energy consumption of 26.4 pJ/Access/Mbit, and that of 13.8 pJ/Acess/Mbit is achieved by the SRAM macro that adopted CCC with 40 nm technology. This energy consumption is lower than values in previous works.

KW - Charge share

KW - low power

KW - low voltage

KW - SRAM

UR - http://www.scopus.com/inward/record.url?scp=84875717574&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84875717574&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2012.2237572

DO - 10.1109/JSSC.2012.2237572

M3 - Article

AN - SCOPUS:84875717574

VL - 48

SP - 924

EP - 931

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 4

M1 - 6416957

ER -