抄録
A 144-kb/s digital subscriber loop (DSL) transmission system has been developed using two CMOS LSIs, a programmable multiplexing processor, and an echo canceler. The system uses AMI (automatic mark inversion) line code and a unique frame format for stable timing extraction. Experiments have shown that the system is capable of error-free bidirectional transmission over more than 6 km on a 0. 5-mm-diameter cable at 160 kb/s. The features of the multiplexer-processor and the echo-canceller LSIs, the DSL functions, and some performance characteristics of the system are discussed.
本文言語 | English |
---|---|
ホスト出版物のタイトル | Unknown Host Publication Title |
Place of Publication | Tokyo, Jpn |
出版社 | Ohmsha Ltd |
ページ | 1741-1745 |
ページ数 | 5 |
ISBN(印刷版) | 4274031888 |
出版ステータス | Published - 1987 |
ASJC Scopus subject areas
- 工学(全般)