Low power parallel encoding system for video surveillance applications

Xin Jin, Kun Ba, Satoshi Goto

研究成果: Conference contribution

4 引用 (Scopus)

抄録

In this paper, an encoding system is proposed to further reduce the power consumption in parallel video encoding based on difference detection and Hilbert transform based workload estimation (HTWE). The proposed parallel encoding system provides an average of 40% computational complexity reduction for parallel encoding without objective performance loss. For the multi-core platform with frequency and voltage scalability, up to 78% of power reduction can be achieved.

元の言語English
ホスト出版物のタイトル2010 International SoC Design Conference, ISOCC 2010
ページ229-232
ページ数4
DOI
出版物ステータスPublished - 2010
イベント2010 International SoC Design Conference, ISOCC 2010 - Incheon
継続期間: 2010 11 222010 11 23

Other

Other2010 International SoC Design Conference, ISOCC 2010
Incheon
期間10/11/2210/11/23

Fingerprint

Scalability
Computational complexity
Electric power utilization
Electric potential

ASJC Scopus subject areas

  • Hardware and Architecture

これを引用

Jin, X., Ba, K., & Goto, S. (2010). Low power parallel encoding system for video surveillance applications. : 2010 International SoC Design Conference, ISOCC 2010 (pp. 229-232). [5682929] https://doi.org/10.1109/SOCDC.2010.5682929

Low power parallel encoding system for video surveillance applications. / Jin, Xin; Ba, Kun; Goto, Satoshi.

2010 International SoC Design Conference, ISOCC 2010. 2010. p. 229-232 5682929.

研究成果: Conference contribution

Jin, X, Ba, K & Goto, S 2010, Low power parallel encoding system for video surveillance applications. : 2010 International SoC Design Conference, ISOCC 2010., 5682929, pp. 229-232, 2010 International SoC Design Conference, ISOCC 2010, Incheon, 10/11/22. https://doi.org/10.1109/SOCDC.2010.5682929
Jin X, Ba K, Goto S. Low power parallel encoding system for video surveillance applications. : 2010 International SoC Design Conference, ISOCC 2010. 2010. p. 229-232. 5682929 https://doi.org/10.1109/SOCDC.2010.5682929
Jin, Xin ; Ba, Kun ; Goto, Satoshi. / Low power parallel encoding system for video surveillance applications. 2010 International SoC Design Conference, ISOCC 2010. 2010. pp. 229-232
@inproceedings{2d94d098f5b44bd5bacb6411206f9d76,
title = "Low power parallel encoding system for video surveillance applications",
abstract = "In this paper, an encoding system is proposed to further reduce the power consumption in parallel video encoding based on difference detection and Hilbert transform based workload estimation (HTWE). The proposed parallel encoding system provides an average of 40{\%} computational complexity reduction for parallel encoding without objective performance loss. For the multi-core platform with frequency and voltage scalability, up to 78{\%} of power reduction can be achieved.",
keywords = "Difference detection, Low power video coding, Parallel video coding, Surveillance system, Workload estimation",
author = "Xin Jin and Kun Ba and Satoshi Goto",
year = "2010",
doi = "10.1109/SOCDC.2010.5682929",
language = "English",
isbn = "9781424486335",
pages = "229--232",
booktitle = "2010 International SoC Design Conference, ISOCC 2010",

}

TY - GEN

T1 - Low power parallel encoding system for video surveillance applications

AU - Jin, Xin

AU - Ba, Kun

AU - Goto, Satoshi

PY - 2010

Y1 - 2010

N2 - In this paper, an encoding system is proposed to further reduce the power consumption in parallel video encoding based on difference detection and Hilbert transform based workload estimation (HTWE). The proposed parallel encoding system provides an average of 40% computational complexity reduction for parallel encoding without objective performance loss. For the multi-core platform with frequency and voltage scalability, up to 78% of power reduction can be achieved.

AB - In this paper, an encoding system is proposed to further reduce the power consumption in parallel video encoding based on difference detection and Hilbert transform based workload estimation (HTWE). The proposed parallel encoding system provides an average of 40% computational complexity reduction for parallel encoding without objective performance loss. For the multi-core platform with frequency and voltage scalability, up to 78% of power reduction can be achieved.

KW - Difference detection

KW - Low power video coding

KW - Parallel video coding

KW - Surveillance system

KW - Workload estimation

UR - http://www.scopus.com/inward/record.url?scp=79851488820&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79851488820&partnerID=8YFLogxK

U2 - 10.1109/SOCDC.2010.5682929

DO - 10.1109/SOCDC.2010.5682929

M3 - Conference contribution

AN - SCOPUS:79851488820

SN - 9781424486335

SP - 229

EP - 232

BT - 2010 International SoC Design Conference, ISOCC 2010

ER -