Memory array architecture and decoding scheme for 3 V only sector erasable DINOR flash memory

Shin ichi Kobayashi, Hiroaki Nakai, Yuichi Kunori, Takeshi Nakayama, Yoshikazu Miyawaki, Yasushi Terada, Hiroshi Onoda, Natsuo Ajika, Masahiro Hatanaka, Hirokazu Miyoshi, Tsutomu Yoshihara

研究成果: Article

8 引用 (Scopus)

抜粋

A memory array architecture and row decoding scheme for a 3 V only DINOR (divided bit line NOR) flash memory has been designed. A new sector organization realizes one word line driver per two word lines, which is conformable to tight word line pitch. A hierarchical negative voltage switching row decoder and a compact source line driver have been developed for 1 K byte sector erase without increasing the chip size. A bit-by-bit programming control and a low threshold voltage detection circuit provide a high speed random access time at low Vcc and a narrow program threshold voltage distribution. A 4 Mb DINOR flash memory test device was fabricated from 0.5 μm, double-layer metal, triple polysilicon, triple well CMOS process. The cell measures 1.8 × 1.6 μm2 and the chip measures 5.8 × 5.0 mm2. The divided bit line structure realizes a small NOR type memory cell.

元の言語English
ページ(範囲)454-458
ページ数5
ジャーナルIEEE Journal of Solid-State Circuits
29
発行部数4
DOI
出版物ステータスPublished - 1994 4
外部発表Yes

    フィンガープリント

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

これを引用

Kobayashi, S. I., Nakai, H., Kunori, Y., Nakayama, T., Miyawaki, Y., Terada, Y., Onoda, H., Ajika, N., Hatanaka, M., Miyoshi, H., & Yoshihara, T. (1994). Memory array architecture and decoding scheme for 3 V only sector erasable DINOR flash memory. IEEE Journal of Solid-State Circuits, 29(4), 454-458. https://doi.org/10.1109/4.280695