Memory array architecture and decoding scheme for 3V only sector erasable DINOR flash memory

Shi ichi Kobayashi, Hiroaki Nakat, Yuichi Kunori, Takeshi Nakayama, Yoshikazu Miyawaki, Yasushi Terada, Hiroshi Onoda, Natsuo Ajika, Masahiro Hatanaka, Hirokazu Misyoshi, Tsutomu Yoshihara

研究成果: Conference contribution

3 被引用数 (Scopus)

抄録

Several memory array configurations have been proposed for single power supply flash memories. This scheme realizes 1K byte sector erasure with minimized disturbance to the unselected sectors. A memory array configuration and a decoder circuits for the DINOR flash memory have been described. The hierarchical row decoder and the compact source line driver realize 1K byte sector erasure without increasing the decoder area. The decoder pitch has been relaxed to one driver per two word lines. Narrow threshold voltage distribution has been realized by the bit-by-bit programming control and the low threshold voltage detection circuit, which achieves high speed random access time t low Vcc .

本文言語English
ホスト出版物のタイトル1993 Symposium on VLSI Circuits Digest of Technical Papers
Place of PublicationPiscataway, NJ, United States
出版社Publ by IEEE
ページ97-98
ページ数2
ISBN(印刷版)0780312619
出版ステータスPublished - 1993
外部発表はい
イベント1993 Symposium on VLSI Circuits Digest of Technical Papers - Kyoto, Jpn
継続期間: 1993 5 191993 5 21

Other

Other1993 Symposium on VLSI Circuits Digest of Technical Papers
CityKyoto, Jpn
Period93/5/1993/5/21

ASJC Scopus subject areas

  • 工学(全般)

フィンガープリント

「Memory array architecture and decoding scheme for 3V only sector erasable DINOR flash memory」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル