Merged logic and DRAM

M. Inuishi; B. Havemann; M. Yamawaki; S. Stiffler; C. Kim; N. Lu; D. Scott; O. Tomisawa; H. Ishiuchi; C. S. Choi; H. Kalter; F. Pollack; D. Puar

Merged logic and DRAM

M. Inuishi^*, B. Havemann, M. Yamawaki, S. Stiffler, C. Kim, N. Lu, D. Scott, O. Tomisawa, H. Ishiuchi, C. S. Choi, H. Kalter, F. Pollack, D. Puar

^*この研究の対応する著者

研究成果: Conference article › 査読

抄録

With the evolution highly specialized technologies that are designed for either memory or logic, the survival of a merged technology is not guaranteed. Merged logic and DRAM poses some serious challenges to circuit designers. A merged technology will have to sacrifice either some of its memory functions or some of its logic process or both to achieve a balance and create a workable system.

本文言語	English
ページ（範囲）	109
ページ数	1
ジャーナル	Digest of Technical Papers - Symposium on VLSI Technology
出版ステータス	Published - 1997
外部発表	はい
イベント	Proceedings of the 1997 Symposium on VLSI Technology - Kyoto, Jpn 継続期間: 1997 6月 10 → 1997 6月 12

ASJC Scopus subject areas

電子工学および電気工学

他のファイルとリンク

引用スタイル

@article{bcf53a33967a4046acc6fe48baff2571,

title = "Merged logic and DRAM",

abstract = "With the evolution highly specialized technologies that are designed for either memory or logic, the survival of a merged technology is not guaranteed. Merged logic and DRAM poses some serious challenges to circuit designers. A merged technology will have to sacrifice either some of its memory functions or some of its logic process or both to achieve a balance and create a workable system.",

author = "M. Inuishi and B. Havemann and M. Yamawaki and S. Stiffler and C. Kim and N. Lu and D. Scott and O. Tomisawa and H. Ishiuchi and Choi, {C. S.} and H. Kalter and F. Pollack and D. Puar",

year = "1997",

language = "English",

pages = "109",

journal = "Digest of Technical Papers - Symposium on VLSI Technology",

issn = "0743-1562",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "Proceedings of the 1997 Symposium on VLSI Technology ; Conference date: 10-06-1997 Through 12-06-1997",

}

TY - JOUR

T1 - Merged logic and DRAM

AU - Inuishi, M.

AU - Havemann, B.

AU - Yamawaki, M.

AU - Stiffler, S.

AU - Kim, C.

AU - Lu, N.

AU - Scott, D.

AU - Tomisawa, O.

AU - Ishiuchi, H.

AU - Choi, C. S.

AU - Kalter, H.

AU - Pollack, F.

AU - Puar, D.

PY - 1997

Y1 - 1997

N2 - With the evolution highly specialized technologies that are designed for either memory or logic, the survival of a merged technology is not guaranteed. Merged logic and DRAM poses some serious challenges to circuit designers. A merged technology will have to sacrifice either some of its memory functions or some of its logic process or both to achieve a balance and create a workable system.

AB - With the evolution highly specialized technologies that are designed for either memory or logic, the survival of a merged technology is not guaranteed. Merged logic and DRAM poses some serious challenges to circuit designers. A merged technology will have to sacrifice either some of its memory functions or some of its logic process or both to achieve a balance and create a workable system.

UR - http://www.scopus.com/inward/record.url?scp=0030719601&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030719601&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0030719601

SN - 0743-1562

SP - 109

JO - Digest of Technical Papers - Symposium on VLSI Technology

JF - Digest of Technical Papers - Symposium on VLSI Technology

T2 - Proceedings of the 1997 Symposium on VLSI Technology

Y2 - 10 June 1997 through 12 June 1997

ER -

Merged logic and DRAM

抄録

ASJC Scopus subject areas

他のファイルとリンク

フィンガープリント

引用スタイル