MH 4: Multiple-supplyvoltages aware high-level synthesis for highintegrated and highfrequency circuits for HDR architectures

研究成果: Article

14 引用 (Scopus)

抜粋

In this paper, we propose multiple-supply-voltages aware high-level synthesis algorithm for HDR architectures which realizes high-speed and high-efficient circuits. We propose three new techniques: virtual area estimation, virtual area adaptation, and floorplanning- directed huddling, and integrate them into our HDR architecture synthesis algorithm. Virtual area estimation/adaptation effectively estimates a huddle area by gradually reducing it during iterations, which improves the convergence of our algorithm. Floorplanningdirected huddling determines huddle composition very effectively by performing floorplanning and functional unit assignment inside huddles simultaneously. Experimental results show that our algorithm achieves about 29% run-time-saving compared with the conventional algorithms, and obtains a solution which cannot be obtained by our original algorithm even if a very tight clock constraint is given.

元の言語English
ページ(範囲)1414-1422
ページ数9
ジャーナルieice electronics express
9
発行部数17
DOI
出版物ステータスPublished - 2012 11 19

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

フィンガープリント MH <sup>4</sup>: Multiple-supplyvoltages aware high-level synthesis for highintegrated and highfrequency circuits for HDR architectures' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用