Minimization of fractional wordlength on fixed-point conversion for high-level synthesis

Nobuhiro Doi, Takashi Horiyama, Masaki Nakanishi, Shinji Kimura

研究成果: Conference contribution

14 引用 (Scopus)

抄録

In the hardware synthesis from high-level language such as C, bit length of variables is one of the key issues on the area and speed optimization. Usually, designers are required to specify the word length of each variable manually, and verify the correctness by the simulation on huge data. In this paper, we propose an optimization method of fractional wold length of floating-point variables in the floating to fixed-point conversion of variables. The amount of round-off errors are formulated with parameters and propagated via data flow graphs. The non-linear programming is used to solve the fractional wordlength minimization problem. The method does not require the simulation on huge data, and is very fast compared to ones based on the simulation. We have shown the effect on several programs.

元の言語English
ホスト出版物のタイトルProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
ページ80-85
ページ数6
出版物ステータスPublished - 2004
イベントProceedings of the ASP - DAC 2004 Asia and South Pacific Design Automation Conference - 2004 - Yokohama
継続期間: 2004 1 272004 1 30

Other

OtherProceedings of the ASP - DAC 2004 Asia and South Pacific Design Automation Conference - 2004
Yokohama
期間04/1/2704/1/30

Fingerprint

Data flow graphs
High level languages
Nonlinear programming
Hardware
High level synthesis

ASJC Scopus subject areas

  • Engineering(all)

これを引用

Doi, N., Horiyama, T., Nakanishi, M., & Kimura, S. (2004). Minimization of fractional wordlength on fixed-point conversion for high-level synthesis. : Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (pp. 80-85)

Minimization of fractional wordlength on fixed-point conversion for high-level synthesis. / Doi, Nobuhiro; Horiyama, Takashi; Nakanishi, Masaki; Kimura, Shinji.

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2004. p. 80-85.

研究成果: Conference contribution

Doi, N, Horiyama, T, Nakanishi, M & Kimura, S 2004, Minimization of fractional wordlength on fixed-point conversion for high-level synthesis. : Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. pp. 80-85, Proceedings of the ASP - DAC 2004 Asia and South Pacific Design Automation Conference - 2004, Yokohama, 04/1/27.
Doi N, Horiyama T, Nakanishi M, Kimura S. Minimization of fractional wordlength on fixed-point conversion for high-level synthesis. : Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2004. p. 80-85
Doi, Nobuhiro ; Horiyama, Takashi ; Nakanishi, Masaki ; Kimura, Shinji. / Minimization of fractional wordlength on fixed-point conversion for high-level synthesis. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2004. pp. 80-85
@inproceedings{792a143d946249afbcf82af64534fc54,
title = "Minimization of fractional wordlength on fixed-point conversion for high-level synthesis",
abstract = "In the hardware synthesis from high-level language such as C, bit length of variables is one of the key issues on the area and speed optimization. Usually, designers are required to specify the word length of each variable manually, and verify the correctness by the simulation on huge data. In this paper, we propose an optimization method of fractional wold length of floating-point variables in the floating to fixed-point conversion of variables. The amount of round-off errors are formulated with parameters and propagated via data flow graphs. The non-linear programming is used to solve the fractional wordlength minimization problem. The method does not require the simulation on huge data, and is very fast compared to ones based on the simulation. We have shown the effect on several programs.",
author = "Nobuhiro Doi and Takashi Horiyama and Masaki Nakanishi and Shinji Kimura",
year = "2004",
language = "English",
pages = "80--85",
booktitle = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

}

TY - GEN

T1 - Minimization of fractional wordlength on fixed-point conversion for high-level synthesis

AU - Doi, Nobuhiro

AU - Horiyama, Takashi

AU - Nakanishi, Masaki

AU - Kimura, Shinji

PY - 2004

Y1 - 2004

N2 - In the hardware synthesis from high-level language such as C, bit length of variables is one of the key issues on the area and speed optimization. Usually, designers are required to specify the word length of each variable manually, and verify the correctness by the simulation on huge data. In this paper, we propose an optimization method of fractional wold length of floating-point variables in the floating to fixed-point conversion of variables. The amount of round-off errors are formulated with parameters and propagated via data flow graphs. The non-linear programming is used to solve the fractional wordlength minimization problem. The method does not require the simulation on huge data, and is very fast compared to ones based on the simulation. We have shown the effect on several programs.

AB - In the hardware synthesis from high-level language such as C, bit length of variables is one of the key issues on the area and speed optimization. Usually, designers are required to specify the word length of each variable manually, and verify the correctness by the simulation on huge data. In this paper, we propose an optimization method of fractional wold length of floating-point variables in the floating to fixed-point conversion of variables. The amount of round-off errors are formulated with parameters and propagated via data flow graphs. The non-linear programming is used to solve the fractional wordlength minimization problem. The method does not require the simulation on huge data, and is very fast compared to ones based on the simulation. We have shown the effect on several programs.

UR - http://www.scopus.com/inward/record.url?scp=2442546647&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=2442546647&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:2442546647

SP - 80

EP - 85

BT - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

ER -