Modeling the influence of input-to-output coupling capacitance on CMOS inverter delay

Zhangcai Huang, Atsushi Kurokawa, Yun Yang, Hong Yu, Yasuaki Inoue

    研究成果: Article査読

    1 被引用数 (Scopus)

    抄録

    The modeling of gate delays has always been one of the most difficult and market-sensitive works. In submicron designs, the second-order effects such as the input-to-output coupling capacitance have a significant influence on gate delay as shown in this paper. However, the accurate analysis of the input-to-output coupling capacitance effect has not been presented in previous research. In this paper, an analytical model for the influence of the input-to-output coupling capacitance on CMOS inverter delay is proposed, in which a novel algorithm for computing overshooting time is given. Experimental results show good agreement with Spice simulations.

    本文言語English
    ページ(範囲)840-846
    ページ数7
    ジャーナルIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
    E89-A
    4
    DOI
    出版ステータスPublished - 2006 4

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Hardware and Architecture
    • Information Systems

    フィンガープリント 「Modeling the influence of input-to-output coupling capacitance on CMOS inverter delay」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

    引用スタイル