Multiple region-of-interest based H.264 encoder with a detection architecture in macroblock level pipelining

Tianruo Zhang, Chen Liu, Minghui Wang, Satoshi Goto

研究成果: Article

抄録

This paper proposes a region-of-interest (ROI) based H.264 encoder and the VLSI architecture of the ROI detection algorithm. In ROI based video coding system, pre-processing unit to detect ROI should only introduce low computational complexity overhead due to the low power requirement. The Macroblocks (MBs) in ROIs are detected sequentially in the same order of H.264 encoding to satisfy the MB level pipelining of ROI detector and H.264 encoder. ROI detection is performed in a novel estimation-and-verification process with an ROI contour template. Proposed architecture can be configured to detect either single ROI or multiple ROIs in each frame and the throughput of single detection mode is 5.5 times of multiple detection mode. 98.01% and 97.89% of MBs in ROIs can be detected in single and multiple detection modes respectively. Hardware cost of proposed architecture is only 4.68k gates. Detection speed is 753 fps for CIF format video at the operation frequency of 200 MHz in multiple detection mode with power consumption of 0.47mW. Compared with previous fast ROI detection algorithms for video coding application, the proposed architecture obtains more accurate and smaller ROI. Therefore, more efficient ROI based computation complexity and compression efficiency optimization can be implemented in H.264 encoder.

元の言語English
ページ(範囲)401-410
ページ数10
ジャーナルIEICE Transactions on Electronics
E94-C
発行部数4
DOI
出版物ステータスPublished - 2011 4

Fingerprint

Image coding
Computational complexity
Electric power utilization
Throughput
Detectors
Hardware
Processing
Costs

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

これを引用

Multiple region-of-interest based H.264 encoder with a detection architecture in macroblock level pipelining. / Zhang, Tianruo; Liu, Chen; Wang, Minghui; Goto, Satoshi.

:: IEICE Transactions on Electronics, 巻 E94-C, 番号 4, 04.2011, p. 401-410.

研究成果: Article

Zhang, Tianruo ; Liu, Chen ; Wang, Minghui ; Goto, Satoshi. / Multiple region-of-interest based H.264 encoder with a detection architecture in macroblock level pipelining. :: IEICE Transactions on Electronics. 2011 ; 巻 E94-C, 番号 4. pp. 401-410.
@article{3ec982f17725491da1f28aaf6696e047,
title = "Multiple region-of-interest based H.264 encoder with a detection architecture in macroblock level pipelining",
abstract = "This paper proposes a region-of-interest (ROI) based H.264 encoder and the VLSI architecture of the ROI detection algorithm. In ROI based video coding system, pre-processing unit to detect ROI should only introduce low computational complexity overhead due to the low power requirement. The Macroblocks (MBs) in ROIs are detected sequentially in the same order of H.264 encoding to satisfy the MB level pipelining of ROI detector and H.264 encoder. ROI detection is performed in a novel estimation-and-verification process with an ROI contour template. Proposed architecture can be configured to detect either single ROI or multiple ROIs in each frame and the throughput of single detection mode is 5.5 times of multiple detection mode. 98.01{\%} and 97.89{\%} of MBs in ROIs can be detected in single and multiple detection modes respectively. Hardware cost of proposed architecture is only 4.68k gates. Detection speed is 753 fps for CIF format video at the operation frequency of 200 MHz in multiple detection mode with power consumption of 0.47mW. Compared with previous fast ROI detection algorithms for video coding application, the proposed architecture obtains more accurate and smaller ROI. Therefore, more efficient ROI based computation complexity and compression efficiency optimization can be implemented in H.264 encoder.",
keywords = "H.264 encoding, Low power, Region-of-interest, VLSI architecture",
author = "Tianruo Zhang and Chen Liu and Minghui Wang and Satoshi Goto",
year = "2011",
month = "4",
doi = "10.1587/transele.E94.C.401",
language = "English",
volume = "E94-C",
pages = "401--410",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "4",

}

TY - JOUR

T1 - Multiple region-of-interest based H.264 encoder with a detection architecture in macroblock level pipelining

AU - Zhang, Tianruo

AU - Liu, Chen

AU - Wang, Minghui

AU - Goto, Satoshi

PY - 2011/4

Y1 - 2011/4

N2 - This paper proposes a region-of-interest (ROI) based H.264 encoder and the VLSI architecture of the ROI detection algorithm. In ROI based video coding system, pre-processing unit to detect ROI should only introduce low computational complexity overhead due to the low power requirement. The Macroblocks (MBs) in ROIs are detected sequentially in the same order of H.264 encoding to satisfy the MB level pipelining of ROI detector and H.264 encoder. ROI detection is performed in a novel estimation-and-verification process with an ROI contour template. Proposed architecture can be configured to detect either single ROI or multiple ROIs in each frame and the throughput of single detection mode is 5.5 times of multiple detection mode. 98.01% and 97.89% of MBs in ROIs can be detected in single and multiple detection modes respectively. Hardware cost of proposed architecture is only 4.68k gates. Detection speed is 753 fps for CIF format video at the operation frequency of 200 MHz in multiple detection mode with power consumption of 0.47mW. Compared with previous fast ROI detection algorithms for video coding application, the proposed architecture obtains more accurate and smaller ROI. Therefore, more efficient ROI based computation complexity and compression efficiency optimization can be implemented in H.264 encoder.

AB - This paper proposes a region-of-interest (ROI) based H.264 encoder and the VLSI architecture of the ROI detection algorithm. In ROI based video coding system, pre-processing unit to detect ROI should only introduce low computational complexity overhead due to the low power requirement. The Macroblocks (MBs) in ROIs are detected sequentially in the same order of H.264 encoding to satisfy the MB level pipelining of ROI detector and H.264 encoder. ROI detection is performed in a novel estimation-and-verification process with an ROI contour template. Proposed architecture can be configured to detect either single ROI or multiple ROIs in each frame and the throughput of single detection mode is 5.5 times of multiple detection mode. 98.01% and 97.89% of MBs in ROIs can be detected in single and multiple detection modes respectively. Hardware cost of proposed architecture is only 4.68k gates. Detection speed is 753 fps for CIF format video at the operation frequency of 200 MHz in multiple detection mode with power consumption of 0.47mW. Compared with previous fast ROI detection algorithms for video coding application, the proposed architecture obtains more accurate and smaller ROI. Therefore, more efficient ROI based computation complexity and compression efficiency optimization can be implemented in H.264 encoder.

KW - H.264 encoding

KW - Low power

KW - Region-of-interest

KW - VLSI architecture

UR - http://www.scopus.com/inward/record.url?scp=79953324531&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79953324531&partnerID=8YFLogxK

U2 - 10.1587/transele.E94.C.401

DO - 10.1587/transele.E94.C.401

M3 - Article

AN - SCOPUS:79953324531

VL - E94-C

SP - 401

EP - 410

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 4

ER -