A CR-delay circuit technology for the realization of high-speed operation with a wide operational margin and minimized timing loss is discussed. It was applied to a 4-Mb CMOS DRAM, and the experimental results are described. A significant reduction in access time and cycle time was achieved.
|出版物ステータス||Published - 1988 12 1|
|イベント||1988 Symposium on VLSI Circuits - Digest of Technical Papers - Tokyo, Japan|
継続期間: 1988 8 22 → 1988 8 24
|Other||1988 Symposium on VLSI Circuits - Digest of Technical Papers|
|期間||88/8/22 → 88/8/24|
ASJC Scopus subject areas