New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM

Ce Li, Yiping Dong, Takahiro Watanabe

研究成果: Conference contribution

7 引用 (Scopus)

抜粋

The power consumption of FPGA is larger than that of ASIC to perform the same function in the same scaling. In this paper, we propose a Power Control Hard Macro (PCHM) based coarse-grained power gating FPGA architecture to dynamically reduce the power consumption. The algorithm of the placement based on sleep region is presented. After enhancing the CAD framework, a detailed study is given under different region size supported by the new FPGA architecture. As a result, the proposed architecture and the placement algorithm can reduce 51% power consumption on average compared with normal architecture.

元の言語English
ホスト出版物のタイトルIEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011
ページ223-228
ページ数6
DOI
出版物ステータスPublished - 2011 9 19
イベント17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011 - Fukuoka, Japan
継続期間: 2011 8 12011 8 3

出版物シリーズ

名前Proceedings of the International Symposium on Low Power Electronics and Design
ISSN(印刷物)1533-4678

Other

Other17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011
Japan
Fukuoka
期間11/8/111/8/3

ASJC Scopus subject areas

  • Engineering(all)

フィンガープリント New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Li, C., Dong, Y., & Watanabe, T. (2011). New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM. : IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011 (pp. 223-228). [5993640] (Proceedings of the International Symposium on Low Power Electronics and Design). https://doi.org/10.1109/ISLPED.2011.5993640