Nitride-sandwiched-oxide gate insulator for low power CMOS

D. Ishikawa; S. Sakai; K. Katsuyama; A. Hiraiwa

Nitride-sandwiched-oxide gate insulator for low power CMOS

D. Ishikawa^*, S. Sakai, K. Katsuyama, A. Hiraiwa

^*この研究の対応する著者

研究成果: Conference contribution

12 被引用数 (Scopus)

抄録

A gate insulator with a novel nitride-sandwiched oxide (NSO) structure was formed by successive NO and plasma nitridation steps. This approach reduced the leakage current to 15% of the oxide value, while enhancing the electron mobility by 15%. NSO also has high dielectric reliability and almost completely blocks B penetration in a PMOS device. Our experiments have confirmed that NSO is a very promising technology for forming gate insulators in low-power CMOS devices in the 100-nm to 80-nm node.

本文言語	English
ホスト出版物のタイトル	Technical Digest - International Electron Devices Meeting
ページ	869-872
ページ数	4
出版ステータス	Published - 2002
外部発表	はい
イベント	2002 IEEE International Devices Meeting (IEDM) - San Francisco, CA, United States 継続期間: 2002 12月 8 → 2002 12月 11

Other

Other	2002 IEEE International Devices Meeting (IEDM)
国/地域	United States
City	San Francisco, CA
Period	02/12/8 → 02/12/11

ASJC Scopus subject areas

電子工学および電気工学

他のファイルとリンク

引用スタイル

@inproceedings{6e823a6fd8d240f582629551a459b3ef,

title = "Nitride-sandwiched-oxide gate insulator for low power CMOS",

abstract = "A gate insulator with a novel nitride-sandwiched oxide (NSO) structure was formed by successive NO and plasma nitridation steps. This approach reduced the leakage current to 15% of the oxide value, while enhancing the electron mobility by 15%. NSO also has high dielectric reliability and almost completely blocks B penetration in a PMOS device. Our experiments have confirmed that NSO is a very promising technology for forming gate insulators in low-power CMOS devices in the 100-nm to 80-nm node.",

author = "D. Ishikawa and S. Sakai and K. Katsuyama and A. Hiraiwa",

year = "2002",

language = "English",

pages = "869--872",

booktitle = "Technical Digest - International Electron Devices Meeting",

note = "2002 IEEE International Devices Meeting (IEDM) ; Conference date: 08-12-2002 Through 11-12-2002",

}

TY - GEN

T1 - Nitride-sandwiched-oxide gate insulator for low power CMOS

AU - Ishikawa, D.

AU - Sakai, S.

AU - Katsuyama, K.

AU - Hiraiwa, A.

PY - 2002

Y1 - 2002

N2 - A gate insulator with a novel nitride-sandwiched oxide (NSO) structure was formed by successive NO and plasma nitridation steps. This approach reduced the leakage current to 15% of the oxide value, while enhancing the electron mobility by 15%. NSO also has high dielectric reliability and almost completely blocks B penetration in a PMOS device. Our experiments have confirmed that NSO is a very promising technology for forming gate insulators in low-power CMOS devices in the 100-nm to 80-nm node.

AB - A gate insulator with a novel nitride-sandwiched oxide (NSO) structure was formed by successive NO and plasma nitridation steps. This approach reduced the leakage current to 15% of the oxide value, while enhancing the electron mobility by 15%. NSO also has high dielectric reliability and almost completely blocks B penetration in a PMOS device. Our experiments have confirmed that NSO is a very promising technology for forming gate insulators in low-power CMOS devices in the 100-nm to 80-nm node.

UR - http://www.scopus.com/inward/record.url?scp=0036923769&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036923769&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0036923769

SP - 869

EP - 872

BT - Technical Digest - International Electron Devices Meeting

T2 - 2002 IEEE International Devices Meeting (IEDM)

Y2 - 8 December 2002 through 11 December 2002

ER -

Nitride-sandwiched-oxide gate insulator for low power CMOS

抄録

Other

ASJC Scopus subject areas

他のファイルとリンク

フィンガープリント

引用スタイル