Novel and efficient min cut based voltage assignment in gate level

Tao Lin, Sheqin Dong, Song Chen, Yuchun Ma, Ou He, Satoshi Goto

研究成果: Conference contribution

5 引用 (Scopus)

抜粋

In this paper, we propose a novel min cut based algorithm for multiple supply voltage assignment under timing constraints. Different with the traditional sensitivity based methods which focus on how to make full use of the slacks of non-critical gates, the proposed algorithm concentrates on critical gates. The circuit is initialized in the lowest power level, then the length of critical paths is tried to be shortened with the minimized power increment until the timing constraints are satisfied. Experimental results show that given dual-vdd, our method beats traditional methods both in power saving and runtime, especially runtime.

元の言語English
ホスト出版物のタイトルProceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011
ページ150-155
ページ数6
DOI
出版物ステータスPublished - 2011
イベント12th International Symposium on Quality Electronic Design, ISQED 2011 - Santa Clara, CA
継続期間: 2011 3 142011 3 16

Other

Other12th International Symposium on Quality Electronic Design, ISQED 2011
Santa Clara, CA
期間11/3/1411/3/16

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

フィンガープリント Novel and efficient min cut based voltage assignment in gate level' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Lin, T., Dong, S., Chen, S., Ma, Y., He, O., & Goto, S. (2011). Novel and efficient min cut based voltage assignment in gate level. : Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011 (pp. 150-155). [5770719] https://doi.org/10.1109/ISQED.2011.5770719