Overview and future challenges of floating Body RAM (FBRAM) technology for 32nm technology node and beyond

Takeshi Hamamoto, Takashi Ohsawa

研究成果: Conference contribution

6 被引用数 (Scopus)

抄録

Floating Body Cell (FBC) is a one-transistor memory cell on SOI substrate, which aims high density embedded memory on SOC. In order to verify this memory cell technology, a 128Mb Floating Body RAM (FBRAM) with FBC has been designed and successfully developed. The memory cell design and the experimental results, including single cell (1 Cell/Bit) operation, are reviewed. Based on the experimental results, the scalability of FBC is also discussed.

本文言語English
ホスト出版物のタイトルESSDERC 2008 - Proceedings of the 38th European Solid-State Device Research Conference
出版社IEEE Computer Society
ページ25-29
ページ数5
ISBN(印刷版)9781424423644
DOI
出版ステータスPublished - 2008
外部発表はい
イベントESSDERC 2008 - 38th European Solid-State Device Research Conference - Edinburgh, Scotland, United Kingdom
継続期間: 2008 9 152008 9 19

出版物シリーズ

名前ESSDERC 2008 - Proceedings of the 38th European Solid-State Device Research Conference

Other

OtherESSDERC 2008 - 38th European Solid-State Device Research Conference
CountryUnited Kingdom
CityEdinburgh, Scotland
Period08/9/1508/9/19

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

フィンガープリント 「Overview and future challenges of floating Body RAM (FBRAM) technology for 32nm technology node and beyond」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル