TY - JOUR
T1 - Parallel Architecture for Generalized LFSR in LSI Built-in Self Testing
AU - Matsushima, Tomoko K.
AU - Matsushima, Toshiyasu
AU - Hirasawa, Shigeichi
PY - 1998/1/1
Y1 - 1998/1/1
N2 - This paper presents a new architecture for multiple-input signature analyzers. The proposed signature analyzer with H5 inputs is designed by parallelizing a GLFSR(6, m), where 6 is the number of input signals and m is the number of stages in the feedback shift register. The GLFSR, developed by Pradhan and Gupta, is a general framework for representing LFSRbased signature analyzers. The parallelization technique described in this paper can be applied to any kind of GLFSR signature analyzer, e.g., SISRs, MISRs, multiple MISRs and MLFSRs. It is shown that a proposed signature analyzer with H6 inputs requires less complex hardware than either single GLFSR(H5, m)s or a parallel construction of the H original GLFSR(c5, m)s. It is also shown that the proposed signature analyzer, while requiring simpler hardware, has comparable aliasing probability with analyzers using conventional GLFSRs for some CUT error models of the same test response length and test time. The proposed technique would be practical for testing CUTs with a large number of output sequences, since the test circuit occupies a smaller area on the LSI chip than the conventional multiple-input signature analyzers of comparable aliasing probability.
AB - This paper presents a new architecture for multiple-input signature analyzers. The proposed signature analyzer with H5 inputs is designed by parallelizing a GLFSR(6, m), where 6 is the number of input signals and m is the number of stages in the feedback shift register. The GLFSR, developed by Pradhan and Gupta, is a general framework for representing LFSRbased signature analyzers. The parallelization technique described in this paper can be applied to any kind of GLFSR signature analyzer, e.g., SISRs, MISRs, multiple MISRs and MLFSRs. It is shown that a proposed signature analyzer with H6 inputs requires less complex hardware than either single GLFSR(H5, m)s or a parallel construction of the H original GLFSR(c5, m)s. It is also shown that the proposed signature analyzer, while requiring simpler hardware, has comparable aliasing probability with analyzers using conventional GLFSRs for some CUT error models of the same test response length and test time. The proposed technique would be practical for testing CUTs with a large number of output sequences, since the test circuit occupies a smaller area on the LSI chip than the conventional multiple-input signature analyzers of comparable aliasing probability.
KW - Aliasing probability
KW - Built-in self test
KW - Linear feedback shift register
KW - Parallel architecture
KW - Signature analysis
UR - http://www.scopus.com/inward/record.url?scp=0032089779&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0032089779&partnerID=8YFLogxK
M3 - Article
AN - SCOPUS:0032089779
VL - E81-A
SP - 1252
EP - 1261
JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
SN - 0916-8508
IS - 6
ER -