Parallel HD encoding on cell

He Xun*, Fang Xiangzhong, Wang Ci, Goto Satoshi

*この研究の対応する著者

    研究成果: Conference contribution

    7 被引用数 (Scopus)

    抄録

    The Cell Broadband Engine Architecture (CBEA) is an excellent architecture for high performance distributed computing and multimedia processing. While the Cell/BE processor is capable of high definition H.264 encoding, there are still no such implementations available. In this paper, we present a parallel implementation of a HD H.264 encoder on this heterogeneous nine cores processor. First we implement a real time SD encoder on a single SPU by optimizing Motion Estimation algorithm, DMA transfers etc. Then we propose a pipelined parallel encoding algorithm for multicore processors, and use this algorithm to get a real time HD H.264 encoder (1920x1080@31fps) by using eight SPEs (58fps on 16 SPEs).

    本文言語English
    ホスト出版物のタイトルProceedings - IEEE International Symposium on Circuits and Systems
    ページ1065-1068
    ページ数4
    DOI
    出版ステータスPublished - 2009
    イベント2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009 - Taipei
    継続期間: 2009 5月 242009 5月 27

    Other

    Other2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009
    CityTaipei
    Period09/5/2409/5/27

    ASJC Scopus subject areas

    • 電子工学および電気工学

    フィンガープリント

    「Parallel HD encoding on cell」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

    引用スタイル