Power-aware compiler controllable chip multiprocessor

Hiroaki Shikano*, Jun Shirako, Yasutaka Wada, Keiji Kimura, Hironori Kasahara


研究成果: Article査読

1 被引用数 (Scopus)


A power-aware compiler controllable chip multiprocessor (CMP) is presented and its performance and power consumption are evaluated with the optimally scheduled advanced multiprocessor (OSCAR) parallelizing compiler. The CMP is equipped with power control registers that change clock frequency and power supply voltage to functional units including processor cores, memories, and an interconnection network. The OSCAR compiler carries Out coarse-grain task parallelization of programs and reduces power consumption using architectural power control support and the compiler's power saving scheme. The performance evaluation shows that MPEG-2 encoding on the proposed CMP with four CPUs results in 82.6% power reduction in real-time execution mode with a deadline constraint on its sequential execution time. Furthermore, MP3 encoding on a heterogeneous CMP with four CPUs and four accelerators results in 53.9% power reduction at 21.1-fold speed-up in performance against its sequentral execution in the fastest execution mode.

ジャーナルIEICE Transactions on Electronics
出版ステータスPublished - 2008 4月

ASJC Scopus subject areas

  • 電子材料、光学材料、および磁性材料
  • 電子工学および電気工学


「Power-aware compiler controllable chip multiprocessor」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。