Pseudo Dual Path Processing to reduce the branch misprediction penalty in embedded processors

Huatao Zhao, Jiongyao Ye, Yuxin Sun, Takahiro Watanabe

研究成果

抄録

In modern embedded processors, a superscalar technique and a deep pipeline architecture are widely used to achieve higher performance, but the branch misprediction penalty is acting as a significant constraint on system performance. As the depth of pipeline increases, re-filling the pipeline plays a key role causing the branch misprediction penalty. In this paper, we propose a new mechanism, named Pseudo Dual Path Processing (PDPP), to reduce the branch misprediction penalty. The mechanism uses a small trace cache to store a set of successive decoded instructions and related renaming information from the alternative path, so that those instructions can skip the fetch and decode stages on a trace cache hit, and the renaming process for all instructions from the alternative path can be executed in one cycle by using the renaming information stored in advance. Therefore, PDPP nearly does not reduce the effective bandwidth of the front-end stages during processing instructions from two paths, but reduces the re-fill penalty without increasing the design complexity and the power consumption. In addition, a critical path prediction is employed to improve the efficiency of the PDPP by preventing the non-critical branches from being forked. The experimental results show that the proposed PDPP improves the IPC by 7.43%, compared to a conventional processor.

本文言語English
ホスト出版物のタイトル2013 IEEE 10th International Conference on ASIC, ASICON 2013
出版社IEEE Computer Society
ISBN(印刷版)9781467364157
DOI
出版ステータスPublished - 2013 1 1
イベント2013 IEEE 10th International Conference on ASIC, ASICON 2013 - Shenzhen, China
継続期間: 2013 10 282013 10 31

出版物シリーズ

名前Proceedings of International Conference on ASIC
ISSN(印刷版)2162-7541
ISSN(電子版)2162-755X

Other

Other2013 IEEE 10th International Conference on ASIC, ASICON 2013
国/地域China
CityShenzhen
Period13/10/2813/10/31

ASJC Scopus subject areas

  • ハードウェアとアーキテクチャ
  • 電子工学および電気工学

フィンガープリント

「Pseudo Dual Path Processing to reduce the branch misprediction penalty in embedded processors」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル