Scaling law in ULSI contamination control

Atsushi Hiraiwa, Toshihiko Itoga

研究成果: Article

16 引用 (Scopus)

抄録

The need for chemical contamination control for future LSI's is investigated by considering device failure mechanisms. The allowable contamination density is calculated by deducing relationships between the contamination density and resultant defect density from experimental results. In the calculations LSI failures are classified into two groups according to the characteristics of failure-producing defects: macrotype and microtype. The former defects are macroscopic and fatal: a single defect causes a failure. A stricter contamination control is required for smaller devices similar to that predicted by conventional yield theory. This is due to increasing chip area. By contrast the latter defects are of atomic size, and a single defect is not fatal: devices fail when the defect density exceeds some threshold value. Transconductance degradation in MOS transistors due to interface traps and the resultant SRAM operation error is proposed as an example. The threshold defect (or contamination) density for the failure could be 1 × 1011 cm-2 in this model. The allowable contamination density abruptly decreases for a minimum pattern size smaller than 0.1 μm. This is due to increasing fluctuations of defect density in component devices. This failure might cause a bottleneck in developing gigabit memories.

元の言語English
ページ(範囲)60-67
ページ数8
ジャーナルIEEE Transactions on Semiconductor Manufacturing
7
発行部数1
DOI
出版物ステータスPublished - 1994 2
外部発表Yes

Fingerprint

Scaling laws
scaling laws
contamination
Contamination
Defects
Defect density
defects
large scale integration
Chemical contamination
Static random access storage
Transconductance
MOSFET devices
thresholds
causes
transconductance
Data storage equipment
Degradation
transistors
chips
traps

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Industrial and Manufacturing Engineering
  • Electronic, Optical and Magnetic Materials
  • Physics and Astronomy (miscellaneous)
  • Condensed Matter Physics

これを引用

Scaling law in ULSI contamination control. / Hiraiwa, Atsushi; Itoga, Toshihiko.

:: IEEE Transactions on Semiconductor Manufacturing, 巻 7, 番号 1, 02.1994, p. 60-67.

研究成果: Article

Hiraiwa, Atsushi ; Itoga, Toshihiko. / Scaling law in ULSI contamination control. :: IEEE Transactions on Semiconductor Manufacturing. 1994 ; 巻 7, 番号 1. pp. 60-67.
@article{b1283e2e13a3459daa9bc11544236756,
title = "Scaling law in ULSI contamination control",
abstract = "The need for chemical contamination control for future LSI's is investigated by considering device failure mechanisms. The allowable contamination density is calculated by deducing relationships between the contamination density and resultant defect density from experimental results. In the calculations LSI failures are classified into two groups according to the characteristics of failure-producing defects: macrotype and microtype. The former defects are macroscopic and fatal: a single defect causes a failure. A stricter contamination control is required for smaller devices similar to that predicted by conventional yield theory. This is due to increasing chip area. By contrast the latter defects are of atomic size, and a single defect is not fatal: devices fail when the defect density exceeds some threshold value. Transconductance degradation in MOS transistors due to interface traps and the resultant SRAM operation error is proposed as an example. The threshold defect (or contamination) density for the failure could be 1 × 1011 cm-2 in this model. The allowable contamination density abruptly decreases for a minimum pattern size smaller than 0.1 μm. This is due to increasing fluctuations of defect density in component devices. This failure might cause a bottleneck in developing gigabit memories.",
author = "Atsushi Hiraiwa and Toshihiko Itoga",
year = "1994",
month = "2",
doi = "10.1109/66.286832",
language = "English",
volume = "7",
pages = "60--67",
journal = "IEEE Transactions on Semiconductor Manufacturing",
issn = "0894-6507",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - Scaling law in ULSI contamination control

AU - Hiraiwa, Atsushi

AU - Itoga, Toshihiko

PY - 1994/2

Y1 - 1994/2

N2 - The need for chemical contamination control for future LSI's is investigated by considering device failure mechanisms. The allowable contamination density is calculated by deducing relationships between the contamination density and resultant defect density from experimental results. In the calculations LSI failures are classified into two groups according to the characteristics of failure-producing defects: macrotype and microtype. The former defects are macroscopic and fatal: a single defect causes a failure. A stricter contamination control is required for smaller devices similar to that predicted by conventional yield theory. This is due to increasing chip area. By contrast the latter defects are of atomic size, and a single defect is not fatal: devices fail when the defect density exceeds some threshold value. Transconductance degradation in MOS transistors due to interface traps and the resultant SRAM operation error is proposed as an example. The threshold defect (or contamination) density for the failure could be 1 × 1011 cm-2 in this model. The allowable contamination density abruptly decreases for a minimum pattern size smaller than 0.1 μm. This is due to increasing fluctuations of defect density in component devices. This failure might cause a bottleneck in developing gigabit memories.

AB - The need for chemical contamination control for future LSI's is investigated by considering device failure mechanisms. The allowable contamination density is calculated by deducing relationships between the contamination density and resultant defect density from experimental results. In the calculations LSI failures are classified into two groups according to the characteristics of failure-producing defects: macrotype and microtype. The former defects are macroscopic and fatal: a single defect causes a failure. A stricter contamination control is required for smaller devices similar to that predicted by conventional yield theory. This is due to increasing chip area. By contrast the latter defects are of atomic size, and a single defect is not fatal: devices fail when the defect density exceeds some threshold value. Transconductance degradation in MOS transistors due to interface traps and the resultant SRAM operation error is proposed as an example. The threshold defect (or contamination) density for the failure could be 1 × 1011 cm-2 in this model. The allowable contamination density abruptly decreases for a minimum pattern size smaller than 0.1 μm. This is due to increasing fluctuations of defect density in component devices. This failure might cause a bottleneck in developing gigabit memories.

UR - http://www.scopus.com/inward/record.url?scp=0028368880&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028368880&partnerID=8YFLogxK

U2 - 10.1109/66.286832

DO - 10.1109/66.286832

M3 - Article

AN - SCOPUS:0028368880

VL - 7

SP - 60

EP - 67

JO - IEEE Transactions on Semiconductor Manufacturing

JF - IEEE Transactions on Semiconductor Manufacturing

SN - 0894-6507

IS - 1

ER -