Single-chip multiprocessor for smart terminals

Masato Edahiro, Satoshi Matsushita, Masakazu Yamashina, Naoki Nishi

研究成果: Article査読

21 被引用数 (Scopus)

抄録

The MP98 low-power, high-performance microprocessor architecture has been described. It supports smart information terminals using single-chip multiprocessor technologies. Its first prototype (code named Merlot) achieved 1 giga instructions/sec at 1 watt. Several basic algorithms such as hashing, sorting, and searching were realized in artificial intelligence on the multithreaded architecture. The multiple control flow execution (MCFE) in MP98 helps compilers extract parallelism from software. Performance estimates for speech recognition application has been presented.

本文言語English
ページ(範囲)12-20
ページ数9
ジャーナルIEEE Micro
20
4
DOI
出版ステータスPublished - 2000 7月
外部発表はい

ASJC Scopus subject areas

  • ソフトウェア
  • ハードウェアとアーキテクチャ
  • 電子工学および電気工学

フィンガープリント

「Single-chip multiprocessor for smart terminals」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル