Software-cooperative power-efficient heterogeneous multi-core for media processing

Hiroaki Shikano; Masaki Ito; Kunio Uchiyama; Toshihiko Odaka; Akihiro Hayashi; Takeshi Masuura; Masayoshi Mase; Jun Shirako; Yasutaka Wada; Keiji Kimura; Hironori Kasahara

doi:10.1109/ASPDAC.2008.4484049

Software-cooperative power-efficient heterogeneous multi-core for media processing

Hiroaki Shikano^*, Masaki Ito, Kunio Uchiyama, Toshihiko Odaka, Akihiro Hayashi, Takeshi Masuura, Masayoshi Mase, Jun Shirako, Yasutaka Wada, Keiji Kimura, Hironori Kasahara

^*この研究の対応する著者

基幹理工学部

研究成果: Conference contribution

7 被引用数 (Scopus)

抄録

A heterogeneous multi-core processor (HMCP) architecture, which integrates general purpose processors (CPU) and accelerators (ACC) to achieve high-performance as well as low-power consumption with the support of a parallelizing compiler, was developed. The evaluation was performed using an MP3 audio encoder on a simulator that accurately models the HMCP. It showed that 16-frame encoding on the HMCP with four CPUs and four ACCs yielded 24.5-fold speed-up of performance against sequential execution on one CPU. Furthermore, power saving by the compiler reduced energy consumption of the encoding to 0.17 J, namely, by 28.4%.

本文言語	English
ホスト出版物のタイトル	2008 Asia and South Pacific Design Automation Conference, ASP-DAC
ページ	736-741
ページ数	6
DOI	https://doi.org/10.1109/ASPDAC.2008.4484049
出版ステータス	Published - 2008 8月 21
イベント	2008 Asia and South Pacific Design Automation Conference, ASP-DAC - Seoul, Korea, Republic of 継続期間: 2008 3月 21 → 2008 3月 24

出版物シリーズ

名前	Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Conference

Conference	2008 Asia and South Pacific Design Automation Conference, ASP-DAC
国/地域	Korea, Republic of
City	Seoul
Period	08/3/21 → 08/3/24

ASJC Scopus subject areas

コンピュータサイエンスの応用
コンピュータグラフィックスおよびコンピュータ支援設計
電子工学および電気工学

UN SDG

この成果は、次の持続可能な開発目標に貢献しています

文献へのアクセス

10.1109/ASPDAC.2008.4484049

他のファイルとリンク

引用スタイル

Shikano, H., Ito, M., Uchiyama, K., Odaka, T., Hayashi, A., Masuura, T., Mase, M., Shirako, J., Wada, Y., Kimura, K., & Kasahara, H. (2008). Software-cooperative power-efficient heterogeneous multi-core for media processing. In 2008 Asia and South Pacific Design Automation Conference, ASP-DAC (pp. 736-741). [4484049] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2008.4484049

Shikano, H, Ito, M, Uchiyama, K, Odaka, T, Hayashi, A, Masuura, T, Mase, M, Shirako, J, Wada, Y, Kimura, K & Kasahara, H 2008, Software-cooperative power-efficient heterogeneous multi-core for media processing. in 2008 Asia and South Pacific Design Automation Conference, ASP-DAC., 4484049, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, pp. 736-741, 2008 Asia and South Pacific Design Automation Conference, ASP-DAC, Seoul, Korea, Republic of, 08/3/21. https://doi.org/10.1109/ASPDAC.2008.4484049

@inproceedings{5b7723c6f6824762a0e00c5fa75ae11c,

title = "Software-cooperative power-efficient heterogeneous multi-core for media processing",

abstract = "A heterogeneous multi-core processor (HMCP) architecture, which integrates general purpose processors (CPU) and accelerators (ACC) to achieve high-performance as well as low-power consumption with the support of a parallelizing compiler, was developed. The evaluation was performed using an MP3 audio encoder on a simulator that accurately models the HMCP. It showed that 16-frame encoding on the HMCP with four CPUs and four ACCs yielded 24.5-fold speed-up of performance against sequential execution on one CPU. Furthermore, power saving by the compiler reduced energy consumption of the encoding to 0.17 J, namely, by 28.4%.",

author = "Hiroaki Shikano and Masaki Ito and Kunio Uchiyama and Toshihiko Odaka and Akihiro Hayashi and Takeshi Masuura and Masayoshi Mase and Jun Shirako and Yasutaka Wada and Keiji Kimura and Hironori Kasahara",

year = "2008",

month = aug,

day = "21",

doi = "10.1109/ASPDAC.2008.4484049",

language = "English",

isbn = "9781424419227",

series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

pages = "736--741",

booktitle = "2008 Asia and South Pacific Design Automation Conference, ASP-DAC",

note = "2008 Asia and South Pacific Design Automation Conference, ASP-DAC ; Conference date: 21-03-2008 Through 24-03-2008",

}

TY - GEN

T1 - Software-cooperative power-efficient heterogeneous multi-core for media processing

AU - Shikano, Hiroaki

AU - Ito, Masaki

AU - Uchiyama, Kunio

AU - Odaka, Toshihiko

AU - Hayashi, Akihiro

AU - Masuura, Takeshi

AU - Mase, Masayoshi

AU - Shirako, Jun

AU - Wada, Yasutaka

AU - Kimura, Keiji

AU - Kasahara, Hironori

PY - 2008/8/21

Y1 - 2008/8/21

N2 - A heterogeneous multi-core processor (HMCP) architecture, which integrates general purpose processors (CPU) and accelerators (ACC) to achieve high-performance as well as low-power consumption with the support of a parallelizing compiler, was developed. The evaluation was performed using an MP3 audio encoder on a simulator that accurately models the HMCP. It showed that 16-frame encoding on the HMCP with four CPUs and four ACCs yielded 24.5-fold speed-up of performance against sequential execution on one CPU. Furthermore, power saving by the compiler reduced energy consumption of the encoding to 0.17 J, namely, by 28.4%.

AB - A heterogeneous multi-core processor (HMCP) architecture, which integrates general purpose processors (CPU) and accelerators (ACC) to achieve high-performance as well as low-power consumption with the support of a parallelizing compiler, was developed. The evaluation was performed using an MP3 audio encoder on a simulator that accurately models the HMCP. It showed that 16-frame encoding on the HMCP with four CPUs and four ACCs yielded 24.5-fold speed-up of performance against sequential execution on one CPU. Furthermore, power saving by the compiler reduced energy consumption of the encoding to 0.17 J, namely, by 28.4%.

UR - http://www.scopus.com/inward/record.url?scp=49549113334&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=49549113334&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2008.4484049

DO - 10.1109/ASPDAC.2008.4484049

M3 - Conference contribution

AN - SCOPUS:49549113334

SN - 9781424419227

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 736

EP - 741

BT - 2008 Asia and South Pacific Design Automation Conference, ASP-DAC

T2 - 2008 Asia and South Pacific Design Automation Conference, ASP-DAC

Y2 - 21 March 2008 through 24 March 2008

ER -

Software-cooperative power-efficient heterogeneous multi-core for media processing

抄録

出版物シリーズ

Conference

ASJC Scopus subject areas

UN SDG

文献へのアクセス

他のファイルとリンク

フィンガープリント

引用スタイル