SOI-DRAM with wide operating voltage range by CMOS/SIMOX technology

Katsuhiro Suma, Takahiro Tsuruda, Hideto Hidaka, Takahisa Eimori, Toshiyuki Oashi, Yasuo Yamaguchi, Toshiaki Iwamatsu, Masakazu Hirose, Kazuyasy Fujishima, Yasuro Inoue, Tadashi Nishimura, Tsutomu Yoshihara

研究成果: Conference contribution

11 被引用数 (Scopus)


The fundamental limitations of the SOI and bulk-Si DRAM are compared at 1.5V Vcc operation. The dependence of the read out signal amplitude on the memory cell storage capacitance (Cs) is shown. It is assumed that bit-line capacitance Cb of SOI structures i reduced by 25% compared with that of bulk-Si substrates. The mean value of data retention time in 256Mb DRAM should be longer than 5s at 80°C. For both memory cell structures, p-n junction leakage current is the dominant leakage mechanism. For 1.5V operation the lower limit of memory cell capacitance (Cs) from the data retention requirement is only 4.5fF for SOI, contrasted with 24fF for bulk-Si. This is because the junction area of SOI memory cell is reduced to 7.5% of bulk-Si DDRAM. Therefore thin-film SOL-DRAM provides a great advantage in data retention.

ホスト出版物のタイトルDigest of Technical Papers - IEEE International Solid-State Circuits Conference
編集者 Anon
Place of PublicationPiscataway, NJ, United States
出版社Publ by IEEE
出版ステータスPublished - 1994
イベントProceedings of the 1994 IEEE International Solid-State Circuits Conference - San Francisco, CA, USA
継続期間: 1994 2 161994 2 18


OtherProceedings of the 1994 IEEE International Solid-State Circuits Conference
CitySan Francisco, CA, USA

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Engineering(all)

フィンガープリント 「SOI-DRAM with wide operating voltage range by CMOS/SIMOX technology」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。