Systematic selection of CRC generator polynomials to detect double bit errors in Ethernet networks

Behrouz Zolfaghari*, Hamed Sheidaeian, Saadat Pour Mozafari

*この研究の対応する著者

研究成果: Conference contribution

抄録

CRC (Cyclic Redundancy Check) is used as an error detection code in Ethernet frames. This method attaches the residue of a modulo-2 division to the message in the sender side and recalculates the residue in the receiver side. The agreed-upon divisor is called the generator. The range of detectable errors in this method is determined by the properties of the generator. In this paper a systematic approach is proposed to identify all proper generators which can be used in Ethernet networks in order to detect double bit errors which invert a pair of bits in the message.

本文言語English
ホスト出版物のタイトルRecent Trends in Wireless and Mobile Networks - Third International Conferences WiMo 2011 and CoNeCo 2011, Proceedings
ページ228-235
ページ数8
DOI
出版ステータスPublished - 2011
外部発表はい
イベント3rd International Conference on Wireless, Mobile Networks, WiMo 2011 and the 3rd International Conference on Computer Networks and Communications, CoNeCo - 2011 - Ankara, Turkey
継続期間: 2011 6月 262011 6月 28

出版物シリーズ

名前Communications in Computer and Information Science
162 CCIS
ISSN(印刷版)1865-0929

Conference

Conference3rd International Conference on Wireless, Mobile Networks, WiMo 2011 and the 3rd International Conference on Computer Networks and Communications, CoNeCo - 2011
国/地域Turkey
CityAnkara
Period11/6/2611/6/28

ASJC Scopus subject areas

  • コンピュータ サイエンス(全般)
  • 数学 (全般)

フィンガープリント

「Systematic selection of CRC generator polynomials to detect double bit errors in Ethernet networks」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル