Timing and resource constrained leakage power aware scheduling in high-level synthesis

Nan Wang, Cong Hao, Nan Liu, Haoran Zhang, Takeshi Yoshimura

研究成果: Conference contribution

抄録

In this paper, we address the problem of scheduling operations into proper control steps with dual threshold voltage techniques under timing and resource constraints. Our work first remove operations' mobility overlaps to eliminate the data dependencies, and a simulated-annealing based method then explores the optimal mobility overlap removal. For each mobility overlap removal solution, operations are initialized with a proper threshold voltage (Vth), and then scheduled averagely at each control step, which usually violates the resource constraints. A weighted interval scheduling model is built, and the set of maximum weighted operations whose mobilities do not share the same control step are selected and reassigned with low-Vth, until the resource constraints are met. The reassigned operations need to be rescheduled since their threshold voltages are changed. This procedure is repeated until all the operations are scheduled and resource constraints are satisfied. Experimental results show the proposed algorithm's effectiveness.

本文言語English
ホスト出版物のタイトルProceedings of International Conference on ASIC
出版社IEEE Computer Society
ISBN(印刷版)9781467364157
DOI
出版ステータスPublished - 2013
イベント2013 IEEE 10th International Conference on ASIC, ASICON 2013 - Shenzhen
継続期間: 2013 10 282013 10 31

Other

Other2013 IEEE 10th International Conference on ASIC, ASICON 2013
CityShenzhen
Period13/10/2813/10/31

ASJC Scopus subject areas

  • ハードウェアとアーキテクチャ
  • 電子工学および電気工学

フィンガープリント

「Timing and resource constrained leakage power aware scheduling in high-level synthesis」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル